

# How to Secure Unique Ecosystem Shipping 1 Billion+ Cores?

Adam 'pi3' Zabrocki, Marko Mitic



### /usr/bin/whoarewe



Private contact:

http://pi3.com.pl pi3@pi3.com.pl Twitter: @Adam\_pi3

#### Adam 'pi3' Zabrocki:

- NVIDIA (currently Director of Offensive Security)
  - Leading Offensive Security Research efforts
  - RISC-V (Vice-Chair of J-ext, author: PM, HW CFI, MTE, more)
  - Security architect for GPU and next-gen NVIDIA products
- Phrack author
- Bughunter (Hyper-V, KVM, RISC-V ISA, Intel uCode, Linux kernel, FreeBSD, OpenSSH, Apache, gcc SSP/ProPolice, more) – CVEs
- Creator and a developer of Linux Kernel Runtime Guard (LKRG)
- Speaker at BlackHat, DEF CON, BSides, Confidence, Open-Source Tech more
- The Pwnie Awards nominee (x2)



Private contact:


<u>markomitic.net</u> <u>linkedin.com/markomitic</u> Twitter: <u>@markomitic</u>

#### Marko Mitic

- Software Security Architect & System Software Manager at NVIDIA
- Leads NVIDIA's Core RISC-V team
- GPU Product Security & Risk Officer, PSIRT lead












#BHUSA @BlackHatEvents














**#BHUSA** @BlackHatEvents
















- Each NVIDIA chipset may include ~10-50 microcontrollers (MCUs)
  - Function Level Controllers (e.g., Codecs, Memory Controllers, Chip2Chip Interfaces, more)
  - Chip/System Level Control (e.g., Resource Management, PMU, Security, more)
  - Data Processing including packet routing in networking



- Each NVIDIA chipset may include ~10-50 microcontrollers (MCUs)
  - Function Level Controllers (e.g., Codecs, Memory Controllers, Chip2Chip Interfaces, more)
  - Chip/System Level Control (e.g., Resource Management, PMU, Security, more)
  - Data Processing including packet routing in networking
- Legacy Falcon (internal proprietary RISC ISA) were difficult to scale
  - Sufficient at that time... requirements and expectation changed
  - Security layer needed to be updated to fulfill modern and future(!) expectations



- Each NVIDIA chipset may include ~10-50 microcontrollers (MCUs)
  - Function Level Controllers (e.g., Codecs, Memory Controllers, Chip2Chip Interfaces, more)
  - Chip/System Level Control (e.g., Resource Management, PMU, Security, more)
  - Data Processing including packet routing in networking
- Legacy Falcon (internal proprietary RISC ISA) were difficult to scale
  - Sufficient at that time... requirements and expectation changed
  - Security layer needed to be updated to fulfill modern and future(!) expectations
- NVIDIA chip must meet the demand
  - Not only AI workloads is booming NVIDIA processors are crucial
  - Opportunity to redesign the ecosystem
    - In secure manner that will be scalable in the future!







Retire proprietary Falcon architecture







Retire proprietary Falcon architecture



Performance








Retire proprietary Falcon architecture



Performance



Enable fast & flexible HW/SW co-design, custom extensions








Retire proprietary Falcon architecture



Performance



Enable fast & flexible HW/SW co-design, custom extensions





Layered security isolation primitives








Retire proprietary Falcon architecture



Performance




Enable fast & flexible HW/SW co-design, custom extensions





**Layered security isolation primitives** 







Retire proprietary Falcon architecture



Performance



Enable fast & flexible HW/SW co-design, custom extensions




Layered security isolation primitives



Common configurable foundation for all MCUs across all products









Retire proprietary Falcon architecture



Performance



Enable fast & flexible HW/SW co-design, custom extensions



**Layered security isolation primitives** 



Common configurable foundation for all MCUs across all products



Scale up and out and build only for what is needed





















### RISC-V Cores & Apps in NVIDIA

Ada

Feynman

~10-50 RISC-V cores per GPU

**Ampere** 

~1 Billion RISC-V cores shipping in 2024 NVIDIA chips

Hopper

Turing

2018

HW/SW Design

2020



Security Hardening

2022



**IP** Adoption

2024



Blackwell



Rubin

Performance & Scaling

**#BHUSA @BlackHatEvents** 



## From Silicon to Software: Foundational elements for Secure Execution



## From Silicon to Software: Foundational elements for Secure Execution

- Memory Protection and Isolation
- Hardware Security Mitigations
- BootROM
- TEE
- (TEE) Operating Systems
- Formal Verification
- OSR
- •

- HW Root of Trust
- Secure Storage
- Crypto Accelerator
- Tamper Detection
- Crypto Libraries
- Key Management
- Secure Software Development Lifecycle
- •




## From Silicon to Software: Foundational elements for Secure Execution

- Memory Protection and Isolation
- Hardware Security Mitigations
- BootROM
- TEE
- (TEE) Operating Systems
- Formal Verification
- OSR
- •

- HW Root of Trust
- Secure Storage
- Crypto Accelerator
- Tamper Detection
- Crypto Libraries
- Key Management
- Secure Software Development Lifecycle
- •



### RISC-V Intro – Privilege Modes




RISC-V Modes			
Level	Name	Abbr.	
0	User/Application	U	
1	Supervisor	S	
2	Hypervisor	HS	
3	Machine	М	

Supported Combinations of Modes		
1	M	
2	M. U	
3	M, S, U	
4	M, HS, (V)S, (V)U	


 Each mode has Control and Status Registers (CSRs)



### **RISC-V Intro – Memory Protection**





- PMP Physical Memory Protection
- IO-PMP PMP for I/O and devices
- Ability to lock a region until reset





### **NVRISC-V**





NV-RISCV32	NV-RISCV64	NV-RVV
RV32I-MU Multiplication Compression Float	RV64I-MSU Multiplication Compression Float Bit manipulation Atomics	RV32I-MU Multiplication Compression Float Vector
In Order Single Issue 1.8 CM/MHz 1.8 GHz	Out of Order Dual Issue 5 CM/MHz 2 GHz SMP	NV-RISCV32 + vector extension (1024-bit)

Examples of NVIDIA custom security extensions		
Secure Debug with ICD		
ROM memory protection extension		
DCLS		
ePMP (draft 0.7)		
TBI/PM (Draft 0.7)		
Secure I/0 (Exception on bus error)		
Halt extension (via CSR)		
NV Priv. level extension (via CSR)		
, ,		



### Peregrine

NVRISCV + Peripheral devices


Single and multi-core MCUs

RISC-V extensions may be present or not

Configurable peripherals (crypto, channels)

Cache and TCM sizes parameterized


Optional DCLS (Dual Core Lock Step)





### One Core Strategy - Peregrine Ecosystem


 Unified embedded HW and SW across all NVIDIA products





### One Core Strategy – Peregrine Ecosystem


- Unified embedded HW and SW across all NVIDIA products
- Configurable architecture, easily adapted to different products, features and deployments
- Uniform attack mitigations; In-depth offensive security efforts investments





### One Core Strategy - Peregrine Ecosystem


- Unified embedded HW and SW across all NVIDIA products
- Configurable architecture, easily adapted to different products, features and deployments
- Uniform attack mitigations; In-depth offensive security efforts investments
- Partition architecture is the foundation for running mixed-criticality applications on NVRISCV
- Peregrine/NVIRSCV architecture foundation for GPU SW Security





### One Core Strategy - Peregrine Ecosystem

 Architectural flexibility: Great for innovation, but there are still challenges





### RISC-V challenges

### Open-source and flexibility

- Despite undeniable advantages, there are drawbacks:
  - Fragmentation
    - Remediations: Profiles, RISC-V Foundation
  - Not as mature SW ecosystem
    - Remediations: RISC-V Dev Partners, Extension TG/SIG

#### Profiles

- Addresses fragmentation but they may NOT be mutually compatible
  - E.g., RVB23 != RVA23
  - RVA profiles are trying to be backward compatible but there are caveats
- "Custom" extensions might be costly (contribute to RISC-V!)
  - Your custom (private) extension may become incompatible with the officially ratified one
    - New extension may solve your problem in a better (or not) way
  - Custom HW means custom SW support



### RISCAV


### Peregrine chiplet (packet)

NVRISC-V

How to secure this new execution environment?

Learn from the past (e.g., No ASLR).

Peregrine must consider inner-"outside" peregrines





- How to effectively find software vulnerabilities (the BIGGEST attack surface)?
  - NVIDIA Offensive Security Research (OSR)
    - Manual Vulnerability Research is a \*must have\* but not a sufficient neither a scalable solution
    - Automatic vulnerability detection (fuzzing) is a crucial piece how to increase the effectiveness?
      - Address Sanitizers and instrumentation (code-coverage) can help but...



- How to effectively find software vulnerabilities (the BIGGEST attack surface)?
  - NVIDIA Offensive Security Research (OSR)
    - Manual Vulnerability Research is a \*must have\* but not a sufficient neither a scalable solution
    - Automatic vulnerability detection (fuzzing) is a crucial piece how to increase the effectiveness?
      - Address Sanitizers and instrumentation (code-coverage) can help but... RISC-V did not support that (not at that time) :(



- How to effectively find software vulnerabilities (the BIGGEST attack surface)?
  - NVIDIA Offensive Security Research (OSR)
    - Manual Vulnerability Research is a \*must have\* but not a sufficient neither a scalable solution
    - Automatic vulnerability detection (fuzzing) is a crucial piece how to increase the effectiveness?
      - Address Sanitizers and instrumentation (code-coverage) can help but... RISC-V did not support that (not at that time) :(
- RISC-V Pointer Masking (PM) extension
  - NVIDIA aimed to add HWASAN (and later MTE) to its RISC-V ecosystem
    - Including M-mode (unusual), S-mode and U-mode support
    - Bare mode support (unusual)
    - With and without OS layer support



- How to effectively find software vulnerabilities (the BIGGEST attack surface)?
  - NVIDIA Offensive Security Research (OSR)
    - Manual Vulnerability Research is a \*must have\* but not a sufficient neither a scalable solution
    - Automatic vulnerability detection (fuzzing) is a crucial piece how to increase the effectiveness?
      - Address Sanitizers and instrumentation (code-coverage) can help but... RISC-V did not support that (not at that time) :(
- RISC-V Pointer Masking (PM) extension
  - NVIDIA aimed to add HWASAN (and later MTE) to its RISC-V ecosystem
    - Including M-mode (unusual), S-mode and U-mode support
    - Bare mode support (unusual)
    - With and without OS layer support
  - We developed a custom extension and brought it to the RISC-V International (TEE group)



### NVRISCAY

- How to effectively find software vulnerabilities (the BIGGEST attack surface)?
  - NVIDIA Offensive Security Research (OSR)
    - Manual Vulnerability Research is a \*must have\* but not a sufficient neither a scalable solution
    - Automatic vulnerability detection (fuzzing) is a crucial piece how to increase the effectiveness?
      - Address Sanitizers and instrumentation (code-coverage) can help but... RISC-V did not support that (not at that time) :(
- RISC-V Pointer Masking (PM) extension
  - NVIDIA aimed to add HWASAN (and later MTE) to its RISC-V ecosystem
    - Including M-mode (unusual), S-mode and U-mode support
    - Bare mode support (unusual)
    - With and without OS layer support
  - We developed a custom extension and brought it to the RISC-V International (TEE group)
  - Independently, Google was working on own "Pointer Masking"




#### NVRISCAY

- How to effectively find software vulnerabilities (the BIGGEST attack surface)?
  - NVIDIA Offensive Security Research (OSR)
    - Manual Vulnerability Research is a \*must have\* but not a sufficient neither a scalable solution
    - Automatic vulnerability detection (fuzzing) is a crucial piece how to increase the effectiveness?
      - Address Sanitizers and instrumentation (code-coverage) can help but... RISC-V did not support that (not at that time) :(
- RISC-V Pointer Masking (PM) extension
  - NVIDIA aimed to add HWASAN (and later MTE) to its RISC-V ecosystem
    - Including M-mode (unusual), S-mode and U-mode support
    - Bare mode support (unusual)
    - With and without OS layer support
  - We developed a custom extension and brought it to the RISC-V International (TEE group)
  - Independently, Google was working on own "Pointer Masking"
  - We decided to unite our use-cases and promote a single standard for all.




#### RISCA

- RISC-V Pointer Masking extension
  - Serves as a framework
  - PM supported multiple use-cases:
    - HWASAN (later a base for HW MTE)
    - Pointer Authentication (PAC)
    - HW Memory Sandboxing (PM introduced 2 CSRs: actual\_address = (requested\_address & ~mpmmask) | mpmbase





#### RISCAY



- RISC-V Pointer Masking extension
  - Serves as a framework
  - PM supported multiple use-cases:
    - HWASAN (later a base for HW MTE)
    - Pointer Authentication (PAC)
    - HW Memory Sandboxing (PM introduced 2 CSRs: actual address = (requested address & ~mpmmask) | mpmbase
  - Ratified version HWASAN only + ISA integration
    - Current equation for VA: transformed\_effective\_address = {{PMLEN{effective\_address[XLEN-PMLEN-1]}}}, effective\_address[XLEN-PMLEN-1:0]}
    - Current equation for PA: transformed\_effective\_address = {{PMLEN{0}}}, effective\_address[XLEN-PMLEN-1:0]}
    - No new CSRs, PMLEN in \*envcfg (2 bits, supports top 7 or 16 bits of masking)



#### NVRISCAY

# in-process memory sandbox

- RISC-V Pointer Masking extension
  - Serves as a framework
  - PM supported multiple use-cases:
    - HWASAN (later a base for HW MTE)
    - Pointer Authentication (PAC)
    - HW Memory Sandboxing (PM introduced 2 CSRs: actual\_address = (requested\_address & ~mpmmask) | mpmbase
  - Ratified version HWASAN only + ISA integration
    - Current equation for VA: transformed\_effective\_address = {{PMLEN{effective\_address[XLEN-PMLEN-1]}}}, effective\_address[XLEN-PMLEN-1:0]}
    - Current equation for PA: transformed\_effective\_address = {{PMLEN{0}}}, effective\_address[XLEN-PMLEN-1:0]}
    - No new CSRs, PMLEN in \*envcfg (2 bits, <u>supports top 7 or 16 bits of masking</u>)
  - RISC-V included PM as part of the profiles!
    - RVA23:
      - Supm, Ssnpm mandatory for RVA23S64
      - Sspm optional for RVA23S64

- RVB23:
  - Supm optional for RVB23U64
  - Ssnpm and Sspm optional for RVB23S64



### NVRISCAV

- RISC-V Pointer Masking extension
  - 4+ years of work
  - Pointer Masking umbrella for 5 extensions
    - Split per priv-level:
      - Ssnpm A supervisor-level extension for the next lower privilege
      - Smnpm A machine-level extension for the next lower privilege
      - Smmpm A machine-level extension for M-mode
    - Additionally, 2 extensions describing an execution environment no bearing on HW implementations.
      - Sspm PM support available in supervisor mode
      - Supm PM support available in user mode
  - SW ecosystem got support for it
    - LLVM/GCC compilers, binutils, Linux kernel, Qemu, SPIKE, SAIL and more
  - We added HWASAN support for NVIDIA SW ecosystems
    - Fuzzing GSP firmware (under Partition OS)
    - Preparing to fuzz bare-metal microcode
    - More in progress

- Fuzzing RM
- Preparing to fuzz firmware under RTOS



- RISC-V Pointer Masking extension
  - 4+ years of work
  - Pointer Masking umbrella for 5 extensions
    - Split per Contributors

      - Authors: Adam Zabrocki, Martin Maas, Lee Campbell, RISC-V Runtime Integrity and J Extension Task Groups Smr
      - Addition
  - SW ecosy
- Contributors: Krste Asanovic, Jecel Assumpcao, James Ball, Alexey Baturo, Allen Baum, Andrew Bresticker, Paul Donahue, Greg Favor, Andy Glew, Deepak Gupta, John Hauser, Samuel Holland, John Ingalls, James Kenney, Earl Killian, Christos Kotselidis, Dean Liberty, Philip Reames, Ian Rogers, Josh Sup Scheid, Kostya Serebryany, Ved Shanbhogue, Boris Shingarov, Andrew Waterman, David Weaver, Foivos Zakkak, Members of the Runtime Integrity and J Extension Task Groups
  - LLVM/GCC compilers, binutils, Linux kernel, Qemu, SPIKE, SAIL and more
  - We added HWASAN support for NVIDIA SW ecosystems
    - Fuzzing GSP firmware (under Partition OS)
    - Preparing to fuzz bare-metal microcode
    - More in progress


- Fuzzing RM
- Preparing to fuzz firmware under RTOS




#### NVRISCAY

- RISC-V Control Flow Integrity (CFI) extension
  - CFI tries to protect against code reuse attacks (e.g., ret2libc, ROP, COP/JOP, etc)





#### Original stack







#### RISCAV

#### RISC-V Control Flow Integrity (CFI) extension

- CFI tries to protect against code reuse attacks (e.g., ret2libc, ROP, COP/JOP, etc)
- CFI is actually 2 sub-extensions
  - Zicfiss Control Flow Integrity Shadow Stack
    - Enforces backward-edge control flow integrity
    - Creates a new region "shadow stack" which keeps a copy of RA only
    - New reg (SSP) and instructions for "shadow stack" management
    - Preserves the original stack ABI
    - Before return, the RA is verified against the "shadow stack" copy
      - Function can only return to its original caller
      - If verification failed, SW-check exception is raised "Shadow Stack Fault (code=3)"





Function N

Legit value


**#BHUSA @BlackHatEvents** 




#### RISCAY

#### RISC-V Control Flow Integrity (CFI) extension

- CFI tries to protect against code reuse attacks (e.g., ret2libc, ROP, COP/JOP, etc)
- CFI is actually 2 sub-extensions
  - Zicfiss Control Flow Integrity Shadow Stack
    - Enforces backward-edge control flow integrity
    - Creates a new region "shadow stack" which keeps a copy of RA only
    - New reg (SSP) and instructions for "shadow stack" management
    - Preserves the original stack ABI
    - Before return, the RA is verified against the "shadow stack" copy
      - Function can only return to its original caller
      - If verification failed, SW-check exception is raised "Shadow Stack Fault (code=3)"





**#BHUSA @BlackHatEvents** 




### NVRISC-V

- RISC-V Control Flow Integrity (CFI) extension
  - CFI tries to protect against code reuse attacks (e.g., ret2libc, ROP, COP/JOP, etc)
  - CFI is actually 2 sub-extensions
    - Zicfilp Control Flow Integrity Landing Pads
      - Enforces forward-edge control flow integrity
      - Indirect branch \*must\* be a landing pad instruction (LPAD)
        - 20-bit encoded label instruction
      - Each hart maintains an expected landing pad (ELP) state
      - If ELP == LP\_EXPECTED a SW exception is raised if
        - PC of next instruction is not 4-bytes aligned or is not an LPAD
        - A label does not match the expected landing pad label in bits 31:12 of the x7 register
        - If verification failed, SW-check exception is raised "Landing Pad Fault (code=2)"



#### RISCAV

- RISC-V Control Flow Integrity (CFI) extension
  - CFI tries to protect against code reuse attacks (e.g., ret2libc, ROP, COP/JOP, etc)
  - CFI is actually 2 sub-extensions
    - Zicfilp Control Flow Integrity Landing Pads
      - Enforces forward-edge control flow integrity
      - Indirect branch \*must\* be a landing pad instruction (LPAD)
        - 20-bit encoded label instruction
      - Each hart maintains an expected landing pad (ELP) state
      - If ELP == LP\_EXPECTED a SW exception is raised if
        - PC of next instruction is not 4-bytes aligned or is not an LPAD
        - A label does not match the expected landing pad label in bits 31:12 of the x7 register
        - If verification failed, SW-check exception is raised "Landing Pad Fault (code=2)"






#### NVRISC-V

- RISC-V Control Flow Integrity (CFI) extension
  - CFI tries to protect against code reuse attacks (e.g., ret2libc, ROP, COP/JOP, etc)
  - CFI is actually 2 sub-extensions
    - Zicfilp Control Flow Integrity Landing Pads
      - Enforces forward-edge control flow integrity
      - Indirect branch \*must\* be a landing pad instruction (LPAD)
        - 20-bit encoded label instruction
      - Each hart maintains an expected landing pad (ELP) state
      - If ELP == LP\_EXPECTED a SW exception is raised if
        - PC of next instruction is not 4-bytes aligned or is not an LPAD
        - A label does not match the expected landing pad label in bits 31:12 of the x7 register
        - If verification failed, SW-check exception is raised "Landing Pad Fault (code=2)"

- CFI as part of the RISC-V profiles
- SW ecosystem got support for it
  - LLVM/GCC, binutils, Linux kernel, Qemu, more
- We are adding SW support for CFI
  - We are committed to bringing CFI support for HW and SW in "Rubin" chips (GR20x)
  - We are considering adding "Zicfiss" to M-mode





- RISC-V Control Flow Integrity (CFI) extension
  - CFI tries to protect against code reuse attacks (e.g., ret2libc, ROP, COP/JOP, etc)
  - CFI is actually 2 sub-extensions

#### Zicfilp - Contro Contributors

- Enforces fo
- Indirect bra
  - 20-bit en
- Each hart m
- If ELP == L
  - PC of ne

This RISC-V specification has been contributed to directly or indirectly by (in alphabetical order):


Adam Zabrocki, Andrew Waterman, Antoine Linarès, Argyro Palli, Dean Liberty, Deepak Gupta, Eckhard Delfs, George Christou, Greg Favor, Greg McGary, Henry Hsieh, Johan Klockars, John Hauser, John Ingalls, Kip Walker, Kito Cheng, Lasse Collin, Liu Zhiwei, Mark Hill, Nick Kossifidis, Phillip Reames, Rui Ueyama, Sami Tolvanen, Sotiris Ioannidis, Stefan O'Rear, Thurston Dang, Tsukasa OI, Vedvyas Shanbhogue

SC-V profiles

upport for it Linux kernel, Qemu, more

upport for CFI bringing CFI support for ' chips (GR20x) idding "Zicfiss" to M-mode

- A label does not match the expected landing pad label in bits 31:12 of the x7 register
- If verification failed, SW-check exception is raised "Landing Pad Fault (code=2)"






### NVRISC-V


- (NV)RISC-V extensions what's next?
  - RISC-V Memory Tagging extension (MTE)
  - RISC-V CFI M-mode Shadow Stack sub-extension
  - RISC-V Hardware Fault Isolation (HFI)



#### NVRISCAY

- (NV)RISC-V extensions what's next?
  - RISC-V Memory Tagging extension (MTE)
    - Hardware-assisted Memory Tagging addresses performance issues with HWASAN
    - We are actively contributing to RISC-V MTE. Beta spec released in June 2025.
    - NVRISC-V ecosystem (HW and SW) support when ratified





- RISC-V CFI M-mode Shadow Stack sub-extension
- RISC-V Hardware Fault Isolation (HFI)




#### NVRISCAY

- (NV)RISC-V extensions what's next?
  - RISC-V Memory Tagging extension (MTE)
  - RISC-V CFI M-mode Shadow Stack sub-extension
    - CFI Shadow Stack (Zicfiss) is not defined for M-mode
      - NVIDIA and RISC-V are working on Zicfiss for M-mode to enhance protection of the critical M-mode SW.
    - Landing Pads (Zicfilp) is defined for all modes (include M-mode) already
  - RISC-V Hardware Fault Isolation (HFI)



#### N RISC-V

- (NV)RISC-V extensions what's next?
  - RISC-V Memory Tagging extension (MTE)
  - RISC-V CFI M-mode Shadow Stack sub-extension
  - RISC-V Hardware Fault Isolation (HFI)
    - Addresses in-process Memory Sandbox
      - No TG yet
    - We are evaluating benefits of bringing HFI sandbox to our SW ecosystem (Partition OS, Separation Kernel)
    - HFI introduce a user-mode concept of memory regions. Any access "outside" of the predefined region generates a trap.






### NVRISC-V

- (NV)RISC-V extensions what's next?
  - RISC-V Memory Tagging extension (MTE)
  - RISC-V CFI M-mode Shadow Stack sub-extension
  - RISC-V Hardware Fault Isolation (HFI)
- Additional areas of interest:
  - Post Quantum Cryptography (PQC)
  - Side-channel protection / hardening
  - CHERI
  - Enhanced Hardware Fault Injection protection






### Peregrine / NVRISCV Multi-Partition Software Architecture




Multiple Independent Levels of Security/Safety (MILS) architecture



### Peregrine / NVRISCV Multi-Partition Software Architecture



- Multiple Independent Levels of Security/Safety (MILS) architecture
- Fine-grained access control to HW defined by manifest and partition policies






### Peregrine / NVRISCV Multi-Partition Software Architecture

Partition


**Policies** 

Manifest



Hardware


- Multiple Independent Levels of Security/Safety (MILS) architecture
- Fine-grained access control to HW defined by manifest and partition policies
- Partition is defined by partition configurations partition policies
- Manifest and policies are signed static configuration sets





## Foundation for running mixed-criticality applications


All information flow in/out partitions is access controlled





## Foundation for running mixed-criticality applications


- All information flow in/out partitions is access controlled
- Separation Kernel (not a Hypervisor):
- Controls what HW is exposed to partition
- Does not abstract HW
- Small and formally verified to be free of runtime errors





secure boot

Immutable BootROM






secure boot

Immutable BootROM

mromprot (NV extension), XOM






secure boot

Immutable BootROM

- mromprot (NV extension), XOM
- No return address spill on stack






secure boot

Immutable BootROM

mromprot (NV extension), XOM

- No return address spill on stack
- External MMIO Lockdown






secure boot

Immutable BootROM


- mromprot (NV extension), XOM
- No return address spill on stack
- External MMIO Lockdown
- DEF CON 29: "Glitching RISC-V chips: MTVEC corruption for hardening ISA"







secure boot

- Immutable BootROM
- mromprot (NV extension), XOM
- No return address spill on stack
- External MMIO Lockdown
- DEF CON 29: "Glitching RISC-V chips: MTVEC corruption for hardening ISA"











Tests can only prove bugs exist, not that they don't



- Tests can only prove bugs exist, not that they don't
- SPARK uses contracts and formal verification to prove whole classes of bugs cannot happen



- Tests can only prove bugs exist, not that they don't
- SPARK uses contracts and formal verification to prove whole classes of bugs cannot happen

```
Procedure Do_Operation(X : in out Integer; Y : in out Integer; V : in Integer)
Precondition:
        V > 0
        X >= V

Postcondition:
        X = X'Old - V
        Y = Y'Old + V
```



- Tests can only prove bugs exist, not that they don't
- SPARK uses contracts and formal verification to prove whole classes of bugs cannot happen

```
Procedure Do_Operation(X : in out Integer; Y : in out Integer; V : in Integer)
Precondition:
    V > 0
    X >= V

Postcondition:
    X = X'Old - V
    Y = Y'Old + V

begin
    X := X - V;
    Y := Y + V;
end Do_Operation;
```



end Do Operation;


#### Language-based security: formally verified components

- Tests can only prove bugs exist, not that they don't
- SPARK uses contracts and formal verification to prove whole classes of bugs cannot happen

```
Procedure Do_Operation(X : in out Integer; Y : in out Integer; V : in Integer)
Precondition:
    V > 0
    X >= V

Postcondition:
    X = X'Old - V
    Y = Y'Old + V

begin
    X := X - V;
    Y := Y + V;
```






- Tests can only prove bugs exist, not that they don't
- SPARK uses contracts and formal verification to prove whole classes of bugs cannot happen

```
Procedure Do_Operation(X : in out Integer; Y : in out Integer; V : in Integer)
Precondition:
    V > 0
    X >= V

Postcondition:
    X = X'Old - V
    Y = Y'Old + V

begin
    X := X - V;
    Y := Y + V;
end Do Operation;
```





X := X - V;

Y := Y + V;

end Do Operation;

#### Language-based security: formally verified components

are tested

are proven

Postconditions

- Tests can only prove bugs exist, not that they don't
- SPARK uses contracts and formal verification to prove whole classes of bugs cannot happen

```
Procedure Do_Operation(X : in out Integer; Y : in out Integer; V : in Integer)
Precondition:
    V > 0
    X >= V

Postcondition:
    X = X'Old - V
    Y = Y'Old + V

Tested Procedure

Proven Procedure

Proven Procedure

Proven Procedure


Preconditions

Preconditions
Preconditions
```

are proven

are tested

**Postconditions** 






• Why not do all this with C, Ada, Rust..?




Machine states





























Procedure Do Operation (X : in out Integer; Y : in out Integer; V : in Integer) Precondition: V > 0X >= VPostcondition: X = X'Old - VY = Y'Old + V**Tested Procedure Proven Procedure Tested Procedure Proven Procedure Preconditions Preconditions** 

are tested

are proven

**Postconditions** 

are proven


are tested

**Postconditions** 



### Foundation for running mixed-criticality applications

- Partitions are isolated execution environments where applications run
- Core SW formally verified to be free of runtime errors (AoRTE)






#### Foundation for running mixed-criticality

applications


- Partitions are isolated execution environments where applications run
- Core SW formally verified to be free of runtime errors (AoRTE)
- Hardware never speculates past privilege mode switch
- Hardware never speculates past CSR read
- Speculative D cache refill is disabled
- Branch predictor partitioned between privilege modes





# Practical takeaways from designing and deploying a billion-core secure system

- Think Holistically
- HW/SW Co-Design is a must
- Standardize When You Can, Innovate When You Must
- Memory Safety is a Hardware Problem Too
- No Silver Bullets Layered Defense is Essential





#### Lessons learned

- Hardware extensions are not enough
  - The BIGGEST attack surface is <u>software</u>
    - HW and SW must cooperate to create a secure ecosystem (HW CFI, MTE, HFI, more)



#### Lessons learned


- Hardware extensions are not enough
  - The BIGGEST attack surface is <u>software</u>
    - HW and SW must cooperate to create a secure ecosystem (HW CFI, MTE, HFI, more)
  - Formally verified languages (like Ada/SPARK) and memory safe languages (like Rust) are great!
    - Significant security ROI but costs are substantial
      - It is likely to have "hybrid" software for a while
    - Non-memory safety vulnerabilities still exist and affect both type of languages
      - DefCon 30: Adam Zabrocki, Alex Tereshkin Exploitation in the era of Formal Verification <a href="https://www.youtube.com/watch?v=TclaZ9LW1WE">https://www.youtube.com/watch?v=TclaZ9LW1WE</a>




#### Lessons learned

- Hardware extensions are not enough
  - The BIGGEST attack surface is <u>software</u>
    - HW and SW must cooperate to create a secure ecosystem (HW CFI, MTE, HFI, more)
  - Formally verified languages (like Ada/SPARK) and memory safe languages (like Rust) are great!
    - Significant security ROI but costs are substantial
      - It is likely to have "hybrid" software for a while
    - Non-memory safety vulnerabilities still exist and affect both type of languages
      - DefCon 30: Adam Zabrocki, Alex Tereshkin Exploitation in the era of Formal Verification https://www.youtube.com/watch?v=TclaZ9LW1WE
  - Creating innovative ecosystems demands a forward-thinking mindset:
    - Flexibility should support adaptation to ecosystem evolution forecasting in both HW and SW
      - Something which is not a problem today, can be a critical vulnerability tomorrow (e.g., side channels)
      - Being part of various initiatives/organizations is important
        - It helps identify industry trends and make informed predictions, even if the signals aren't always obvious.
    - Scalability, flexibility, performance, reliability and security should be considered collectively, not separately.
    - Hybrid attacks (not just pure SW or pure HW) are likely to be rising (Rowhammer, speculative execution, etc.)












Private contact:

http://pi3.com.pl pi3@pi3.com.pl Twitter: @Adam\_pi3

Adam 'pi3' Zabrocki





Private contact:

markomitic.net
linkedin.com/markomitic
Twitter: @markomitic

Marko Mitic