black hat USA 2018

AUGUST 4-9, 2018 MANDALAY BAY / LAS VEGAS

Back To The Future: A Radical Insecure Design of KVM on ARM Baibhav Singh Rahul Kashyap

BHUSA / BBLACK HAT EVENTS



Introduction

B. Sing - SRA 2 #BHUSA

- Samsung Research America
 Actively working on ARM system set
- Actively working on ARM system security
- *The opinion present are my own and not necessarily represent the opinion of my employer

Samsung Knax




Background

B. Singh - SRA 3 **#BHUSA**

- Found this issue while doing some hypervisors research
- On 25 Jan 2018, reported to Red Hat Product Security team <u>Secalert@redhat.com</u> provided detail report with exploit code
- Multiple mail exchange to help them understand the problem
- Still is not fixed
- Decided to submit a BH paper (Thanks to Rahul, Michael Grace)
- Thanks to BH for providing the platform

Blackhat ARM v8-A Architecture B. Singh - SRA



Blackhat Exception Vector Table B. Sing - SRA

Address	Exception type	Description
VBAR_ELn + 0x000	Synchronous	Current EL with SP0
+ 0x080	IRQ/vIRQ	
+ 0x100	FIQ/vFIQ	
+ 0x180	SError/vSError	
+ 0x200	Synchronous	Current EL with SPx
+ 0x280	IRQ/vIRQ	
+ 0x300	FIQ/vFIQ	
+ 0x380	SError/vSError	
	Synchronous	Lower EL using AArche
+ 0x480	IRQ/vIRQ	
+ 0x500	FIQ/vFIQ	
+ 0x580	SError/vSError	
+ 0x600	Synchronous	Lower EL using AArch32
+ 0x680	IRQ/vIRQ	
+ 0x700	FIQ/vFIQ	
+ 0x780	SError/vSError	-
	VBAR_ELn + 0x000 + 0x080 + 0x100 + 0x180 + 0x200 + 0x280 + 0x300 + 0x380 + 0x480 + 0x500 + 0x580 + 0x580 + 0x680 + 0x680 + 0x700	VBAR_ELn + 0x000 Synchronous + 0x080 IRQ/vIRQ + 0x100 FIQ/vFIQ + 0x180 SError/vSError + 0x200 Synchronous + 0x280 IRQ/vIRQ + 0x300 FIQ/vFIQ + 0x380 SError/vSError + 0x380 SError/vSError + 0x480 IRQ/vIRQ + 0x480 IRQ/vIRQ + 0x500 FIQ/vFIQ + 0x580 SError/vSError + 0x600 Synchronous + 0x600 Synchronous + 0x600 Synchronous + 0x600 Synchronous + 0x600 Synchronous



ARM - Hypervisor

B. Singh - SRA 6 **#BHUSA**


ARM Hypervisor executes in EL2

TYPE 1

- Bare Metal Hypervisor
- Host is considered as VM
- XEN is type 1 and runs in EL2

TYPE 2

- Hypervisor is extension of Host Kernel
- Host is not considered as VM
- KVM is type 2 and runs partial in EL2






Linux and KVM

B. Singh - SRA 7 **#BHUSA**

Updates
 VBAR_EL2 to
 Install STUB
 Vector Table as
 EL2 Exception
 Vector Table

2. Switches back to EL1




uint32_t rpi3_get_spsr_for_bl33_entry(void) if RPI3 BL33 IN AARCH32. INFO("BL33 will boot in Non-secure AArch32 Hypervisor mode\n"); return SPSR MODE32(MODE32 hyp, SPSR T ARM, SPSR E LITTLE, DISABLE ALL EXCEPTIONS); return SPSR 64(MODE EL2, MODE SP ELX, DISABLE ALL EXCEPTIONS);


Stub Vector Table

bláčk hať

USA 2018

B. Sing - SRA 8 **#BHUSA**








State Diagram 1

B. Singh - SRA 10 **#BHUSA**





KVM HVC Handler

B. Singh - SRA 11 **#BHUSA**

el1_sync:

// Guest trapped into EL2

mrs x0, esr_el2
lsr x0, x0, #ESR_ELx_EC_SHIFT
cmp x0, #ESR_ELx_EC_HVC64
ccmp x0, #ESR_ELx_EC_HVC32, #4, ne
b.ne el1 trap

mrs x1, vttbr_el2 // If vttbr is valid, the guest cbnz x1, el1_hvc_guest // called HVC

/* Here, we're pretty sure the host called HVC. */
ldp x0, x1, [sp], #16

/* Check for a stub HVC call */
cmp x0, #HVC_STUB_HCALL_NR
b.hs 1f

* Compute the idmap address of __kvm_handle_stub_hvc and * jump there. Since we use kimage_voffset, do not use the * HYP VA for __kvm_handle_stub_hvc, but the kernel VA instea * (by loading it from the constant pool). * * Preserve x0-x4, which may contain stub parameters. */ ldr x5, = kvm handle stub hvc

ldr_l x6, kimage_voffset

/* x5 = __pa(x5) *
sub x5, x5, x6
br x5

Checks if HVC is from Host

Checks if register x0 < 3

Calls _kvm_handle_stub_hvc

Filename : linux\arch\arm64\kernel\hyp-entry.s

black hat



1: Filename : *linux\arch\arm64\kvm\hyp\hyp-entry.s*


12 #BHUSA ENTRY (kvm handle stub hvc) cmp x0, #HVC SOFT RESTART 1f b.ne msr elr el2, x1 mov x0, #(PSR F BIT | PSR I BIT | PSR A BIT | PSR D BIT | PSR MODE EL2h) msr spsr el2, x0 mov x0, x2 mov x1, x3 mov x2, x4 reset Checks register X0 == 2 cmp x0, #HVC RESET VECTORS b.ne 1f reset: mrs x5, sctlr el2 ldr x6, =SCTLR ELx FLAGS bic x5, x5, x6 // Clear SCTL M and etc pre disable mmu workaround **Disables EL2 MMU** msr sctlr el2, x5 isb adr l x5, hyp stub vectors msr vbar el2, x5 **Back to Stub Vector** mov x0, xzr eret

B. Singh - SRA



State Diagram 2

B. Singh - SRA 13 **#BHUSA**





memory

buffer

Exploitation

B. Singh - SRA 14 #BHUSA

Disables

MMU



EL2 Shellcode

black hat KVM Team Response

B. Singh - SRA 15 **#BHUSA**

"You're on the host, and you can break KVM by inserting a rogue kernel module. Big deal. You can also blast the page tables, corrupt file systems, and make sure the box is on fire"

KVM Threat Model Assumption : HOST.EL1 == EL2 Security hole in privilege isolation boundary Host kernel compromise is End of the Game !

Real World : EL1 != EL2

For Attacker Beginning of a New Game.... 😳

Attacker can exploit this issue to gain more privilege and will migrate to EL2

- Launch attack from isolated and unreachable memory.
- Can configure EL2 to get code execution from various different places
- A generic way to bypass security implemented in the kernel (LKRG), by escaping to EL2
- Attack the secure monitoring running in hypervisor mode
- Gives attacker opportunity for Blue Pill for KVM on ARM

Juicy target for attacker to perform highly sophisticated and stealthy attack





B. Singh - SRA 16 **#BHUSA**

Potentially bigger impact for mobile and IoT

- Most of them are ARM based
- Chances are high that it will boot in EL2
- Single Kernel Device (More Attack Surface)

Affected Architecture: ARM v7-A and ARM v8-A with hardware virtualization





B. Singh - SRA 17 **#BHUSA**

My two cents... You're likely vulnerable to this attack. Patch the system by making sure Linux starts in EL1



Reference

- <u>https://static.docs.arm.com/ddi0487/ca/DDI0487C_a_armv8_arm.pd</u>
- https://developer.arm.com/products/architecture/aprofile/docs/100942/latest/hypervisor-software
- https://dl.acm.org/citation.cfm?id=2541946
- <u>http://www.cs.columbia.edu/~cdall/pubs/atc17-dall.pdf</u>
- http://www.cs.columbia.edu/~cdall/pubs/sosp2017-neve.pdf
- https://lwn.net/Articles/557132/
- http://lia.disi.unibo.it/Courses/som1516/materiale/VOSYS_BolognaK
 VMARM_2_12_2015.pdf