black hat ASIA 2024

The Hack@DAC* Story: Learnings from Organizing the World's Largest Hardware Hacking Competition

Arun Kanuparthi

Intel Corporation, USA

Collaborators: Hareesh Khattri, Jason Fung (Intel Corporation, USA)

JV Rajendran (Texas A&M University, USA), Ahmad Reza Sadeghi (TU Darmstadt, Germany)

*Design Automation Conference (DAC)

SA) stadt, Germany)



The Team







Arun Kanuparthi Hareesh Khattri **Jason Fung** Principal Engineer, Principal Engineer, Sr. Director Offensive Security Researcher Offensive Security Researcher Offensive Security Research Intel Corporation, USA Intel Corporation, USA Intel Corporation, USA

Offensive Security Research at Intel

- 50+ years of combined experience
- CPUs, Servers, Clients, Networking, • Cellular, Storage, Security technologies, ...
- 500+ vulnerabilities identified
- Vulnerability root causing and categorization
- MITRE HW CWE SIG* members



Jeyavijayan (JV) Rajendran Associate Professor Texas A&M University, USA



Ahmad-Reza Sadeghi Professor TU Darmstadt, Germany

Security Research

- 44000+ citations! •

BHASIA @BlackHatEvents *Special Interest Group (SIG)

35+ years of combined experience

Circuits, system security, network security, cryptography, microarchitecture, etc.

Full leam **khat** ASIA 2024

Texas A&M University

- Rahul Kande
- Chen Chen
- Patrick Haney
- Garrett Persyn
- Bhagyaraja Adapa
- Venkatakrishnan Sutharsan

TU Darmstadt

- Ghada Dessouky
- David Gens
- Pouya Mahmoody
- Mohammadreza Rostami
 Meriav Nitzan
- Shaza Zeitouni

Synopsys Shylaja Sen Yann Antonioli Jagminder Chugh







Introduction

Value of Organizing HW CTFs

How Hack@DAC is Unique

Organizing Hack@DAC

Key Takeaways & Summary







Introduction

Value of Organizing HW CTFs

How Hack@DAC is Unique

Organizing Hack@DAC

Key Takeaways & Summary






	Application	
Software(SW)	Algorithm	
vare	Programming	
ft <	Language	
Sof	Operating System	
	Firmware	
Hardware (HW)	Hardware	


BHASIA @BlackHatEvents Image3 Source Image4 Source

blackhat Computing Stack - Refresher

$\widehat{\boldsymbol{S}}$	Application	
SV SV	Algorithm	
Software (SW	Programming	
ft	Language	
So	Operating System	
	Firmware	
(MM)	Microarchitecture	
H)	Register Transfer	
are	Level (RTL)	
rdware	Gate Level	
Hai	Transistor	




Microarchitecture



Gate Level

assign ADD result = reg A + reg B; assign SUB_result = reg_A – reg_B; assign AND_result = reg_A & reg_B; if (IR opcode field == 0)



BHASIA @BlackHatEvents Image3 Source Image4 Source

Transistor


Register Transfer Level (RTL)

case (IR function field) 6'b100000: ALU result <= ADD result; 6'b100010: ALU_result <= SUB_result; 6'b100100: ALU result <= AND result;




black hat ASIA 2024 Race to the Bottom of the Stack

Challenge #1: Limited Awareness of HW Security Weaknesses











Lots of tools for SW/FW security!

- Code scanners
- Protocol checkers
- Configuration checkers
- **Decompilers & RE tools**

black hat Tools for Security – SW vs HW

Challenge #2: Need for Security-Aware Design Automation Tools






HW security tools (at RTL level) are limited




Cost of Fixing Bugs čkhať bá ASIA 2024

Challenge #3: Need to Detect/Fix Bugs at RTL Design Phase

- SW bugs fixed with patches
- HW bugs are complicated to fix
 - Time consuming
 - Expensive
 - Cause brand damage







- Hackathons, trainings
- What about hardware CTF?

Open-source hardware as target?





Introduction

Value of Organizing HW CTFs

How Hack@DAC is Unique


Organizing Hack@DAC

Key Takeaways & Summary



blackhat ASIA 2024 Community Building

- CTFs bring passionate people together!
- Team make up comprises varied skill set
 - Design, Verification, Security expertise
 - Cross pollination of ideas
- Fun way to learn and share







- Continuous race between attackers and defenders
- Defenders need to up their game!
- Hardware CTFs foster greater awareness about
 - Common hardware security weaknesses
 - Constraints of chip design teams



ckhat What's in it for Academia & Industry? ASIA 2024

- A buggy SoC* framework for **furthering innovation**
 - Realistic security features, threat model, and security objectives -
 - Vulnerabilities inspired by CVEs and real-world bugs -
 - Open source and commercial tool support -
- Benchmark for developing and testing HW security tools
 - Closest to commercial chip designs

Participants gain hardware security assurance experience


- Develop hacker mindset -
- Launchpad for researchers from adjacent areas (e.g., Firmware)





blackhat ASIA 2024 System on a Chip (SoC)

- Data Confidentiality
 - Protect secrets from unauthorized access
- Data Integrity
 - Protect data modification by untrusted agents
- Availability
 - Protect against permanent damage to system
- Security features examples
 - Execution core & debug privilege checks
 - Access control
 - Memory encryption & integrity
 - Secure data erase
 - Power and thermal critical trip alerts









Value of Organizing HW CTFs

How Hack@DAC is Unique


Organizing Hack@DAC

Overview

Key Takeaways & Summary



Popular HW CTFs



black hat ASIA 2024

- Popular HW CTFs are "closed-box"
- Adopt a <u>hacker-centric</u> approach
 - Involve physical interaction with target chip
 - Probing input/output ports -
 - Desoldering and reverse engineering attacks -
 - Physical side channel attacks, etc.
 - No insights into the RTL code of the chip
- Very important research!

DIO

Does not address "shift-left" challenge





- Hack@DAC is "Open-box"
 - Participants given a buggy SoC RTL
 - Finer grained scope
- Participants attempt to break security features
 - RTL Simulation/ Emulation
 - Formal Verification
 - RTL Static Analysis
 - Manual reviews
- Designer-centric approach

									<mark>245.000</mark>	ns			
						205.000	ns						
Name	Value	180) ns		200	ns	220	ns	240	ns	260	ns	. 28
🕼 clk	1												
▶ 🔩 op[1:0]			00				1	1				10	
🕨 式 data_write[00000	000		0001	0010	0011	Х		0100010	0	
🕨 式 data_read[UUU	JUUUU				0100	0011	0010
🕼 empty													
🕼 full													
🛯 clk_period								10000	ps				
# stack_ptr[3:				0000			0001	0010	0011	0100	0011	0010	0001
🕨 式 stack_ptr_n				0000			0001	0010	0011	0100	0011	0010	0001







Value of Organizing HW CTFs

How Hack@DAC is Unique


Organizing Hack@DAC

Overview

Key Takeaways & Summary




black hat ASIA 2024 Hack@DAC - The Process




blackhat Selection of Target

- Survey various open-source hardware designs and pick full SoC
- Priority given to designs with support for hardware simulation (open-source tool support), stability
- Reduced Instruction Set Computing (RISCV) RISC-V architecture based SoCs \bullet
 - Pulpino -> Pulpissimo -> OpenPiton -> Open Titan









¹ https://github.com/pulp-platform/ariane

² https://content.riscv.org/wp-content/uploads/2017/05/riscv-privileged-v1.10.pdf

black hat Threat Modeling & Security Objectives

Threat Model

#	Туре	Description
		Executes on core with user-level privileges but may exploit bugs to mount privilege escalation attacks
2	Physical attacker	Has physical possession of the device
3	Authorized debug access	Has the ability to unlock and debug production device


- Security Objectives
 - Unprivileged code in core should not be able to compromise privilege level
 - Internal registers of crypto blocks should not be accessible from JTAG





Vulnerabilities inspired by:

- CVEs
- Security advisories
- Our experience








- Website updated with Call for Participation •
- Advertised on social media





Why HACK@DAC?

The growing number of hardware design and implementation vulnerabilities has led to a new attack paradigm that casts a long shadow on decades of research on system security. It disrupts the traditional threat models that focus mainly on software-only vulnerabilities and often assume that the underlying hardware is behaving correctly and is trustworthy

System-on-Chip (SoC) designers use a mix of third-party and in-house intellectual property (IP) cores. Any security-critical vulnerability in these can undermine the trustworthiness of

Attacks may cause a system failure or deadlock, remotely access sensitive information, or even gain privileged access to the system, bypassing the in-place security mechanisms.





Participating in HACK@DAC

Participating teams can be from industry, academia, or a combination. They will receive an altered OpenTitan SoC design with planted security vulnerabilities. They must identify these vulnerabilities, assess their impact, provide exploits, and propose mitigation.

The teams can use any tool or technique and should provide a detailed report on their findings. The submitted bug reports will be evaluated based on a scoring system that considers the number and severity of security vulnerabilities, their exploitation, and the used security assurance automation methods and tools.

The competition has two phases. Only the selected teams from the first phase can participate in the final phase during DAC 2024.

For more information about the competition and eligibility requirements, visit our website:

https://hackthesilicon.com/home/hackdac24/





- Phase 1 is offline
- Participants have over 2 months to:
 - Analyze entry points
 - Identify assets based
 - Develop security test cases
 - Develop custom tools to detect bugs
 - Submit bugs for evaluation by judges



blackhat ASIA 2024 Submission and Scoring

В	٠	▶ D	E	F
Team name	Ŧ	Security feature = bypassed	Finding =	Location or code reference
		Register Lock Control signal unset	In access control register wrapper file, reglk_ctrl signal is responsible for reading/writing the signal for locked peripherals. All bits set to '1' of reglk_ctrl signal indicates the peripheral is locked otherwise bits set to '0' indicate normal operation. Therefore, by default reglk_ctrl should always be set high to prevent unauthorized access. We found that only lower half of the reglk_ctrl is set from 8-bit input reglk_ctrl_i and higher bits are set to 0. Thus, all bits from 8-15 are set to 0 and should not be accessed for any read/write operation. In acc_wrapper.sv, at line 96, 98 and	piton/design/chip/tile/arian e/src/acct/acct_wrapper.s v, Line 96, 98 and 100.

Specific security feature that participants managed to bypass



blackhat ASIA 2024 Submission and Scoring

В	•	• D	E	F	G
Team name	Ŧ	Security feature = bypassed	Finding =	Location or code = reference	Detection method =
		Register Lock Control signal unset	In access control register wrapper file, reglk_ctrl signal is responsible for reading/writing the signal for locked peripherals. All bits set to '1' of reglk_ctrl signal indicates the peripheral is locked otherwise bits set to '0' indicate normal operation. Therefore, by default reglk_ctrl should always be set high to prevent unauthorized access. We found that only lower half of the reglk_ctrl is set from 8-bit input reglk_ctrl_i and higher bits are set to 0. Thus, all bits from 8-15 are set to 0 and should not be accessed for any read/write operation. In acc_wrapper.sv, at line 96, 98 and		Manual analysis + User level assertion generation + Formal property verification using Synopsys VCStatic

How was the vulnerability identified?

- Simulation
- Formal Verification?
- Custom tool?
- Manual code review?



blackhat Submission and Scoring

bits set to '1' of v, Line 96, 98 and 100. generation + Formal device even when it

What is the security impact of bypassing security feature?



blackhat ASIA 2024 Submission and Scoring

В	4 🕨 D	E	F	G	Н		J
Team name	⇒ Security feature ⇒ sypassed	F Finding =	Location or code reference	Detection method =	Security impact =	Adversary profile =	Proposed = mitigation
					other wrappers, all the secure data can be read out.		
	Register Lock Control signal unset	In access control register wrapper file, reglk_ctrl signal is responsible for reading/writing the signal for locked peripherals. All bits set to '1' of reglk_ctrl signal indicates the peripheral is locked otherwise bits set to '0' indicate normal operation. Therefore, by default reglk_ctrl should always be set high to prevent unauthorized access. We found that only lower half of the reglk_ctrl is set from 8-bit input reglk_ctrl_i and higher bits are set to 0. Thus, all bits from 8-15 are set to 0 and should not be accessed for any read/write operation. In acc_wrapper.sv, at line 96, 98 and	v, Line 96, 98 and 100.	Manual analysis + User level assertion generation + Formal property verification using Synopsys VCStatic	This bug will lead to accessing peripheral device even when its register is in locked state (which ideally should have restricted its access).	Unprivileged software at user-level mode	One line verilog change in acct_wrapper.sv: reglk_ctrl[13] -> reglk_ctrl[3]

Mitigation suggestions



blackhat ASIA 2024 Submission and Scoring

В	4) D	E	F	G	н		J	К	L	•
Team name		Finding =	Location or code =	Detection method =	Security impact =	Adversary profile –	Proposed – mitigation	CVSSv3.1 score = and severity	CVSSv3.1 Details	Ŧ
					other wrappers, all the secure data can be read out.					
	Register Lock Control signal unset	signal is responsible for reading/writing the signal	v, Line 96, 98 and 100.		This bug will lead to accessing peripheral device even when its register is in locked state (which ideally should have restricted its access).	Unprivileged software at user-level mode	One line verilog change in acct_wrapper.sv: reglk_ctrl[13] -> reglk_ctrl[3]	Medium (6.1)	CVSS:3.1/AV:L/AC:L/ R:L/UI:N/S:U/C:L/I:H/, N/RC:C Attack vector: Local. A person having read/write/execute access on the SoC ca mount the attack. Attack complexity: Lor An exploit code developed can suresh obtain access control	/A: A an ow. hot

CVSS scoring details to determine severity of issue



ASIA 2024 Submission and Scoring

В	• • D	E	F	G	Н		J	К	L (» N
Team name 🤤	Security feature	Finding -	Location or code = reference	Detection method =	Security impact =	Adversary profile =	Proposed , mitigation ,	CVSSv3.1 score and severity	≂ CVSSv3.1 Details ≂	Judges comments
					other wrappers, all the secure data can be read out.	I				
	Register Lock Control signal unset	In access control register wrapper file, reglk_ctrl signal is responsible for reading/writing the signal for locked peripherals. All bits set to '1' of reglk_ctrl signal indicates the peripheral is locked otherwise bits set to '0' indicate normal operation. Therefore, by default reglk_ctrl should always be set high to prevent unauthorized access. We found that only lower half of the reglk_ctrl is set from 8-bit input reglk_ctrl_i and higher bits are set to 0. Thus, all bits from 8-15 are set to 0 and should not be accessed for any read/write operation. In acc_wrapper.sv, at line 96, 98 and	v, Line 96, 98 and 100.		This bug will lead to accessing peripheral device even when its register is in locked state (which ideally should have restricted its access).		One line verilog change in acct_wrapper.sv: reglk_ctrl[13] -> reglk_ctrl[3]	Medium (6.1)	CVSS:3.1/AV:L/AC:L/P R:L/UI:N/S:U/C:L/I:H/A: N/RC:C Attack vector: Local. A person having read/write/execute access on the SoC can mount the attack. Attack complexity: Low. An exploit code developed can sureshot obtain access control of	

Scoring based on:

- Validity of issue
- Novelty of methodology used
- Correctness of security impact, mitigation, CVSS
- Conference theme based bonus
 - New tool bonus at DAC
 - Exploit bonus at USENIX Security -



Special award for "cool" finds!

Manual vs Automated scoring


Competition: Phase 2 (Finals) black hat ASIA 2024

- Top 10 teams invited to participate in finals
- Phase 2 live at the conference
- Partnership with Synopsys
 - All necessary tools hosted on Synopsys cloud -
 - Buggy design ported to cloud
 - Tool trainings provided to all finalists -
- Travel grants to US-based finalists to attend in person
- 33 hours of competition



Competition: Phase 2 (Finals)

Live Scoreboard





black hat ASIA 2024




Image: "Hacking SoC IP Under Pressure", SemiEngineering 2018 source







Winners Honored





Publications IEEE **Design&Test**



Special Issue on Hack@DAC SoC Security Evaluation: Reflections on Methodology and Tooling


 Hardware Penetration Testing Knocks Your SoCs Off Hunting Security Bugs in SoC Designs: Lessons Learned Texas A&M Hackin' Aggles' Security Verification Strategies for the 2019 Hack@DAC Competition * Merged Logic and Memory Fabrics for Accelerating Machine Learning Workloads Real-Time Hardware Implementation of ARM CoreSight Trace Decoder







- Extended to USENIX Security (Hack@SEC) and CHES (Hack@CHES)
- 300+ teams participated from all over the world; 1000+ participants
 - Strong participation from Asian teams!
- Industry participation too!
- Past winners now working in hardware security roles at top companies






CICA-II

PRASHANT GUPTA NXP Semiconductors

INDUSTRY TEAM WINNERS











Value of Organizing HW CTFs

How Hack@DAC is Unique

Organizing Hack@DAC

Overview

Key Takeaways & Summary



black hat ASIA 2024 Recap of 3 Top Challenges



Awareness of Hardware Common Weaknesses



Security-Aware Design Automation





"Shift-Left" to Detect & Fix Bugs in RTL

black hat ASIA 2024 AWARENESS of HW Weaknesses


MITRE Hardware CWE

https://cwe.mitre.org

1194 - Hardware Design

- Manufacturing and Life Cycle Management Concerns (1195) — E C Security Flow Issues - (1196) — Integration Issues - (1197) — ■ C Privilege Separation and Access Control Issues - (1198) — 🗉 C General Circuit and Logic Design Concerns - (1199) — I C Core and Compute Issues - (1201) — 🗉 C Memory and Storage Issues - (1202) — Deripherals, On-chip Fabric, and Interface/IO Problems - (1203) — 🖸 Security Primitives and Cryptography Issues - (1205) — ■ C Power, Clock, Thermal, and Reset Concerns - (1206) —
 —
 Cross-Cutting Problems - (1208) ---- C Physical Access Issues and Concerns - (1388)
- 75+/110 CWE entries contributed by Intel
- Hack@DAC vulnerability and mitigation lacksquareexamples now added to several CWE entries

CWE-1245: Improper Finite State Machines (FSMs) in Hardware Logic





ckhat Security-Aware Tooling & Bug Detection

- Framework can be used to build new tools/ flows/ methodologies to detect bugs
 - Security Test Case Generation and Bug Patching using LLMs
 - (Security) Assertions by Large Language Models (IEEE TIFS 2024) 0
 - Examining Zero Shot Vulnerability Repair with Large Language Models (IEEE Security and Privacy 2023)
 - Fixing Hardware Security Bugs with Large Language Models (arXiv)
 - **Formal Verification**
 - Sylvia: Countering the Path Explosion Problem in the Symbolic Execution of Hardware Designs (FMCAD 2023)
 - Static Analysis
 - Don't CWEAT It: Toward CWE Analysis Techniques in Early Stages of Hardware Design (IEEE/ACM ICCAD 2022)
 - **Concolic Testing**
 - RTL-ConTest: Concolic Testing on RTL for Detecting Security Vulnerabilities (IEEE TCAD 2022)
 - Hardware Information Flow Tracking
 - Cell-IFT: Leveraging Cells for Scalable & Precise Dynamic Information Flow Tracking in RTL (USENIX Security 2022)
- All these work on RTL!





- Hack@DAC SoC framework
 - Realistic threat model and security objectives
 - Closest available to commercial chip designs
 - Uncover new classes of security vulnerabilities
- Get invaluable hardware security assurance skills!
 - Mimic security teams at a chip design company
 - Develop a hacker mindset



at San Francisco, CA

Hack@DAC 2018 finals

ASIA 2024 Takeaways for Industry

- Improve in-house security assurance best practices \bullet
 - Exposure to new kinds of weaknesses
 - Planning for survivability features
 - Easier for functional verification teams to pick up security assurance
- New tools for identifying weakness classes
 - Publish <u>guides</u> on detection of classes of hardware security weaknesses
- Add security capabilities to today's functional tools
 - Address gaps of today's security verification tools to detect classes of vulnerabilities





EE Times



Capture-the-Flag Competitions Need to Include Hardware

Learning Hardware Security Via Capture-The-**Flag Competitions**

Why Do We Need a Standardized Framework to Enumerate Hardware Security Weaknesses?





Intel Hardware CTF Competitions Drive Innovation for Next-Gen Secure Computing Platforms

Hacking SoC IP Under Pressure

what Hack@DAC: Winning Strategies!

means

cyber security hosted by Camille Morhardt inside



DEVOPSdigest



ASIA 2024 Black Hat Sound Bytes blá

- Increased HW Security Awareness
 - MITRE HW CWE
 - Corpus of weaknesses and code examples
- Open-sourced buggy SoC design
 - Realistic security features
 - CVE-inspired vulnerabilities
 - Complexity matching commercial chips
- Innovations in HW security tooling
 - Tools that detect and patch bugs at RTL
- Participants developed hacker mindset

Register for Hack@DAC 2024





Website: https://hackthesilicon.com/ Email: hackatevent@gmail.com

blackhat ASIA 2024 System on a Chip (SoC)

- Data Confidentiality
 - Protect secrets from unauthorized access
- Data Integrity
 - Protect data modification by untrusted agents
- Availability
 - Protect against permanent damage to system
- Security features examples
 - Execution core & debug privilege checks
 - Access control
 - Memory encryption & integrity
 - Secure data erase
 - Power and thermal critical trip alerts

