blackhat USA 2023

AUGUST 9-10, 2023

BRIEFINGS

Kill Latest MPU-based Protections in Just One Shot: Targeting All Commodity RTOSes

Speaker: Minghao Lin





Who We Are



Minghao Lin, Professional Research Assistant, , University of Colorado Boulder

Yueqi Chen, Assistant Professor, University of Colorado Boulder





Zicheng Wang, Professional Research Assistant, University of Colorado Boulder



Who We Are



Minghang Shen, Independent Security Researcher



Chaoyang Lin, Independent Security Researcher





Jiahe Wang, Independent Security Researcher



Real Time Operating Systems Are Everywhere



















MPU is Commonly Found in RTOSes





Memory Protection Unit (MPU)

- Hardware feature commonly found in microcontrollers and processors
- Functionality
 - Manage the access permissions and attributes, e.g., R/W of different regions in memory according execution state, i.e., Privileged (P) or Unprivileged (U)
 - Fault occurs when access permission is violated





U : Unprivilieged



- Over The Air Update



Server



IOT devices



- Vulnerability Details
- 1. GetEntireFile() function is used to parse the file sent through Internet
- 2. FileSize could be very large before malloc, causing integer overflow and thereby a small allocated memory









- Find Function Pointer to Overwrite
- httpGetHandler function is used to handle different types of http requests
- httpRequest is an array of http handler function pointers
- Overwrite function pointer of the arrary to point shellcode





Found), (uint8_t *)pageNotFound,





- Heap Layout







.....



- MPU Disables this Exploitation





























TIZEN



arm MBED









Privilege Isolation In FreeRTOS Using MPU

	Background Region P:RW		
General peripherals region	MPU Region 4 PU:RW-XN		
Unprivileged flash region	MPU Region 5 PU:R Trampoline functions, Task code		
Task stack region	MPU Region 3 PU:RW-XN Task stack	MPU_0	MPU_1
Privileged flash region	MPU Region 6 P:R Kernel code		
Privileged data region	MPU Region 7 P:RW-XN Kernel stack, heap		

Predefined regions

MPU region definitions of ARM-CM3 FreeRTOS-MPU





User-defined regions



Memory View Per Task

1. Every Task has their own access permission and execution state

2. When task switching happens, MPU configuration will be changed to the specific task







U: Unprivilieged **P**: Privileged



- Overview of Trampoline Function
- In FreeRTOS, kernel functions are wrapped by trampoline functions with "MPU_" prefix, which play the role as a trampoline for switching from user mode to kernel mode
- Non-privileged tasks can call these trampoline functions to request kernel service







- Implementation of Trampoline Function
- Check if current execution state is privileged or not
- 2. If not, it will **raise privilege**, then call the kernel function. Finally, it will **drop privilege**
- If current execution state is privileged, it will directly call kernel function
- 4. **No check** for parameters of MPU_vTaskGetInfo





All trampoline functions are in FreeRTOS-Kernel/include/mpu_prototype.h



- Arbitrary Read or Write in vTaskGetInfo
- Unprivileged task can pass two arbitrary pointers to parameters xTask and pxTaskStatus
- Then, pxTCB is later assigned as xTask
- 3. pxTaskStatus and pxTCB is dereferenced → arbitrary read from or write to any pointers





#BHUSA @BlackHatEvents

19



- Privilege Escalation
- A task is privileged or not depends on the value stored in top of its stack
- When task switching happens, CTROL will be set to the execution state of the next task
- Leverage arbitrary write to modify the execution state value to be privileged



Task (U) C



P : **Privileged CTROL : Control register**

The execution state value (P) stored in the top of Task C's stack is assigned to CTROL

Task (P) C



Issue 1 Missing Legitimacy Check During Mode Switch Trampoline Functions DoS Other Tasks





	•

U : Unprivilieged P : Privileged



MPU Region Overlapping

- The two regions have different permissions, the permissions associated with region 2 are applied
- For overlapping regions, a fixed priority scheme determines attributes and permissions for memory access to the overlapping region



0x0000





Region 1 PU: RW



Issue 2 Mistaken MPU Configuration

- 1. When creating a child task, the parent task can configure MPU 0-2 regions of child task
- 2. Unfortunately, the FreeRTOS kernel doesn't
 examine if this configuration has conflict with
 other tasks, resulting in memory overlapping
 between tasks
- Adversaries can exploit this mistake to access the memory of victim tasks, stealing or tampering critical data





MPU Region 0~2 are user-defined MPU regions





Report to Amazon Team And Got Response







Amazon Team Mitigations for Fixing These Issues

- Limited Trampoline Functions





- MPU xQueueCreateMutex
- MPU xQueueCreateMutexStatic
- MPU xQueueCreateCountingSemaphore
- MPU xQueueGenericCreate
- MPU xQueueGenericCreateStatic
- MPU xQueueCreateSet
- MPU xQueueRemoveFromSet
- MPU xQueueGenericReset
- MPU_xTaskCreate
- MPU xTaskCreateStatic
- MPU vTaskDelete
- MPU vTaskPrioritySet
- MPU vTaskSuspendAll
- MPU xTaskResumeAll
- MPU xTaskGetHandle
- MPU xTaskCallApplicationTaskHook
- MPU vTaskList
- MPU vTaskGetRunTimeStats
- MPU xTaskCatchUpTicks
- MPU xEventGroupCreate
- MPU xEventGroupCreateStatic
- MPU vEventGroupDelete
- MPU_xStreamBufferGenericCreate



- MPU_xQueueCreateCountingSemaphoreStatic



Amazon Team Mitigations for Fixing These Issues

- Added Function For Checking Access Permissions And Buffer Ranges



Added Function



portEXTRACT_FIRST_ADDRESS_FROM_RBAR(xTaskMpuSettings->xRegionsSettings[i].ulRBAR), portEXTRACT_LAST_ADDRESS_FROM_RLAR(xTaskMpuSettings->xRegionsSettings[i].ulRLAR)) && portEXTRACT_FIRST_ADDRESS_FROM_RBAR(xTaskMpuSettings->xRegionsSettings[i].ulRBAR), portEXTRACT_LAST_ADDRESS_FROM_RLAR(xTaskMpuSettings->xRegionsSettings[i].ulRLAR)) &&



Amazon Team Mitigations for Fixing These Issues

- Replace Object Pointer with Object ID
- Trampoline functions retrieve 1. objects via ID rather than a raw pointer value
- 2. Check if the type of object to be static OpaqueObjectHandle t MPU GetHandleAtIndex(int32 t lIndex, retrieved and object ID is valid, configASSERT(IS_INTERNAL_INDEX_VALID(lindex) != pdFALSE); if pass check, return an object configASSERT(xKernelObjectPool[lIndex].ulKernelObjectType == ulKernelObjectType); return xKernelObjectPool lIndex].xInternalObjectHandle; from the object pool



IS_EXTERNAL_INDEX_VALID(lindex) != pdFALSE

xInternalTaskHandle = MPU GetTaskHandleAtIndex

if(xInternalTaskHandle != NULL)









Amazon Team Mitigations for Fixing These Issues - Adjust The Location of Context && Privileged Stack for Trampoline Functions

- The task context including execution 1. state value is now stored in TCB which is accessible to privileged code only
- 2. The trampoline function are now executed on a separate privileged only stack. When a task calls trampoline function, the stack pointer register will change from task stack to privileged only stack.



SP: Stack pointer register



How about Other RTOSes?















- The smallest unit of memory management is a module which comprises a set of tasks
 - MPU 5, 6, 7 for module data
 - MPU 1, 2, 3, 4 for module code
 - MPU 0 for kernel mode entry

• Similar to FreeRTOS, unprivileged tasks call kernel mode entry to request kernel services





31











Trampoline Functions' Checks in ThreadX







Trampoline Functions' Checks in ThreadX (cont.)





34



Is Trampoline Function in ThreadX Really Secure?







An Illustrative Example

1. Malicious thread 1 pass the pointer of thread2 handler to kernel mode entry.

2. Check if the PTR is in kernel space and PTR is the TX_THREAD* class based on tx_thread_id







Automatic Approach to Identify Similar Issues

- Use CodeQL to Do Code Audition
- The source is the parameters of trampoline function
- The sink is assign expression including arithmetic and bitwise operation
- Add additionalTaint. If A object is taint, field B is also taint after accessing the field B like A.B

find arbitrary write class MPUTaskArbWCfg extends TaintTracking::Configuration { Quick Evaluation: MPUTaskArbWCfg MPUTaskArbWCfg () { this = "MPUTaskArbWCfg" } Quick Evaluation: isSource override predicate isSource(DataFlow::Node source) { source.asParameter() instanceof MPUTaskTaintedParament Quick Evaluation: isSink override predicate isSink(DataFlow::Node sink) { exists(AssignArithmeticOperation ao, AssignBitwiseOperation ag, AssignExpr ae) ae.getLValue().getAChild*() = sink.asExpr() or ag.getLValue().getAChild*() = sink.asExpr() or ao.getLValue().getAChild*() = sink.asExpr() //this ignore the number Quick Evaluation: isSanitizer override predicate isSanitizer(DataFlow::Node node) { not node.getType().getUnderlyingType() instanceof PointerType

Quick Evaluation: isAdditionalTaintStep

```
override predicate isAdditionalTaintStep(DataFlow::Node node1, DataFlow::Node node2)
    exists(FieldAccess fa |
        fa = node2.asExpr()
        and node1.asExpr() = fa.getQualifier()
```









- We found 43 trampoline functions causing arbitrary write, 29 trampoline function causing arbitrary read, 23 trampoline function causing other security issues
- We have released our CodeQL script and result of automation in GitHub
- Git link: https://github.com/MinghaoLin200 0/TrampolineFuncAnalyzer4FreeRT OS

#	source	[1] 🔺	sink
1	xTask	MPU_ulTaskGenericNotifyValueClear	рхТСВ
2	xTask	MPU_uxTaskGetStackHighWaterMark	pucStackByte
3	xTask	MPU_uxTaskGetStackHighWaterMark2	pucStackByte
4	xEventGroup	MPU_vEventGroupDelete	pxBlockToInsert
5	xEventGroup	MPU_vEventGroupDelete	pxNextFreeBlock
6	xEventGroup	MPU_vEventGroupDelete	pxBlockToInsert
7	xEventGroup	MPU_vEventGroupDelete	puc
8	xEventGroup	MPU_vEventGroupDelete	pxLink
9	xEventGroup	MPU_vEventGroupDelete	pxNextFreeBlock
10	xEventGroup	MPU_vEventGroupDelete	pxBlockToInsert
11	xEventGroup	MPU_vEventGroupDelete	pxBlockToInsert
12	xEventGroup	MPU_vEventGroupDelete	pxNextFreeBlock
13	xQueue	MPU_vQueueDelete	pxBlockToInsert
14	xQueue	MPU_vQueueDelete	puc
15	xQueue	MPU_vQueueDelete	pxLink
16	xQueue	MPU_vQueueDelete	pxNextFreeBlock
17	xQueue	MPU_vQueueDelete	pxBlockToInsert
18	xQueue	MPU_vQueueDelete	pxNextFreeBlock
19	xQueue	MPU_vQueueDelete	pxBlockToInsert
20	xQueue	MPU_vQueueDelete	pxNextFreeBlock
21	xQueue	MPU_vQueueDelete	pxBlockToInsert
22	xStreamBuffer	MPU_vStreamBufferDelete	рис
23	xStreamBuffer	MPU_vStreamBufferDelete	pxBlockToInsert
24	xStreamBuffer	MPU_vStreamBufferDelete	pxNextFreeBlock
25	xStreamBuffer	MPU_vStreamBufferDelete	pxBlockToInsert
26	xStreamBuffer	MPU_vStreamBufferDelete	pxNextFreeBlock





Key Takeaway: Comparison Among Different RTOSes







Future Work

- Continue exploitation
 - Identify different regions with different privileges in MPU_based RTOS firmware Ο
 - Identify the trampoline functions in MPU_based RTOS firmware
 - Gadgets in kernel space are not accessed by user space
- Protection
 - Finer granularity isolation if performance allows Ο
 - MPU Virtualization





Thank You !



Twitter: <u>@Y1nKoc</u>

Email: yenkoclike@gmail.com

Personal Page: https://minghaolin2000.github.io/

