black hat USA 2023

AUGUST 9-10, 2023

BRIEFINGS

Oven Repair The Hardware Hackin

Speaker: Colin O'Flynn





About Me

- The Hardware Hacking Handbook
 - Breaking Embedded Security with Hardware Attacks



- Co-author of Hardware Hacking Handbook
- Started ChipWhisperer project & related company (NewAE Technology), now part of lowRISC CIC
- Adjunct professor at Dalhousie University

• Lives in Halifax, NS, Canada

Nova Scotia

This Halifax-area man's oven caught fire while making turkey dinner



Technician determined the stove's relay switch malfunctioned on 5-year-old range

Company embroiled in lawsuit

Samsung is the subject of a class action lawsuit filed in December 2020 in New Jersey pertaining to 87 Samsung stoves, including Parsons's model.

The lawsuit alleges that a defect in the oven temperature sensor causes failures in the range's control boards.


"When the control boards fail, the [range's] oven and burner temperatures deviate from the user-selected temperature settings," the document said.




77 comments 😑


Rodney Parsons's Thanksgiving dinner turned into disaster this fall after his daughter discovered 2023. Colin O'Flynn. their range stove was on fire.


Wasted \$\$, Wasted Resources



https://www.applianceblog.com/mainforums/threads/samsung-fer300sx-will-not-maintain-temperature.68145/








TMP91FW60

- TLCS 900/L1 CPU
- 8K RAM / 128 K flash
- Bootloader in ROM
- External xtal (no PLL)
- Obsolete...



(1) High-speed 16-bit CPU (900/L1 CPU)

- Instruction mnemonics are upward-compatible with TLCS-90/900
- General-purpose registers and register banks
- 16 Mbytes of linear address space
- 16-bit multiplication and division instructions; bit transfer and arithmetic instructions



Bootloader

14.4.6 Data Transfer Formats

Table 14-7 to Table 14-12 show the operation command data and the data transfer format for each operation mode.

Operation Command Data	Operation Mode	
10H	RAM Transfer	
20H	Flash Memory SUM	
30H	Product Information Read	\bigcirc
40H	Flash Memory Chip Erase	
60H	Flash Memory Protect Set	12
		(\bigcirc)

 Table 14-7
 Operation Command Data

	Transfer Byte Number	Transfer Data from Controller to Device	Baud Rate	Transfer Data from Device to Controller
BOOT ROM	1st byte	Baud rate setting UART 86H	Desired baud rate ^{#1}	_
	2nd byte	-		ACK response to baud rate setting Normal (baud rate OK) >UART 86H (If the desired baud rate cannot be set, operation is terminated.)
	3rd byte	Operation command data (10H)	(<u> </u>
-	4th byte	-		ACK response to operation command ^{#2} Normal 10H Error x1H Protection applied ^{#3} x6H Communications error x8H
	5th byte to 16th byte	PASSWORD data (12 bytes) (02FEF4H to 02FEFFH)		
	17th byte	CHECKSUM value for 5th to 16th bytes		$(\bigcirc$
	18th byte	-		ACK response to CHECKSUM value#2 Normal 10H Error 11H Communications error 18H
	19th byte	RAM storage start address 31 to 24 Hat L	JSA - August 10, 202	3. Colin O'Flynn.
	20th byte	RAM storage start address 23 to 16#4		

Table 14-8 Transfer Format of Single Boot Program [RAM Transfer]


	Transfer Byte Number	Transfer Data from Controller to Device	Baud Rate	Transfer Data from Device to Controller
BOOT ROM	1st byte	Baud rate setting UART 86H	Desired baud rate ^{#1}	-
	2nd byte	-		ACK response to baud rate setting Normal (baud rate OK) >UART 86H (If the desired baud rate cannot be set, operation is terminated.)
	3rd byte	Operation command data (60H)	(<u> </u>
	4th byte	-		ACK response to operation command ^{#2} Normal 60H Error x1H Communications x8H
	5th byte to 16th byte	Password data (12 bytes) (02FEF4H to 02FEFFH)		
	17th byte	CHECKSUM value for 5th to 16th bytes		C
	18th byte	-		ACK response to checksum value ^{#2} Normal 60H
				Error 61H Communications 68H
l		$\langle \rangle$		ACK response to Brotest Set sommand

Table 14-12 Transfer Format of Single Boot Program [Flash Memory Protect Set]


Important Take-Aways (for next part)

- Bootloader has no read-back command, only RAM program. Need to build/find 2nd stage bootloader.
- 2. Bootloader has TWO security protections that can be enabled:
 - 1. "Protection Flag" → Disables second-stage capability (leaves "erase" enabled). Disables RAM functionality, so no chance to read-back flash.
 - 2. 12-byte Password that can be set in Flash. Password locks RAM functionality but does not disable it.
- 3. Bootloader has a function that only needs password (even if protection is set).

Programmer / Disassembler / Simulator?



Toshiba BMSKTOPAS91FY42(A) kit for flash microcontroller TOPAS 900/L1




	🔉 oven revd - TOSHIBA Integrated D		ent	7			
				A G C II A A			
	11.						
	Trace					i	
	2 J 🖉 🞜 🧜 🅅 🕀 🕀 🕤						
Image: Section 2007 File (Section 2007) Image: Section 2007 File (Section 2					_		
Image: Section 2007 File (Section 2007) Image: Section 2007 File (Section 2							
Image: Section 2007 File (Section 2007) Image: Section 2007 File (Section 2							
Image: Section 2007 File (Section 2007) Image: Section 2007 File (Section 2							
Image: Section 2007 File (Section 2007) Image: Section 2007 File (Section 2		Hixed Mode					
Important		Start Address : 0xff41e	3	I I I			
Image: State of the state							
Image: Comparison Im		00ff41e5 PUSHL	XIX				
 		00ff41e7 PUSHL	XDE				
Image: Section of Sectio		00ff41ef POPL					
Image: Second		00FF41F1 POPL	XHL				
Image: Second		00FF41F3 POPL	XIY				
 		00ff41f5 RETI	XIZ				_
 000FF41F6 L0B (0x300), 0x60 (0x300), 0x60 (0x500), 0x60		00ff41f7 RETI					b'
		00ff41fa LDB	(0x300),0x60				- 11
Bit Frazie LDL VBC (bs2000) Bit Frazie Dif Frazie <td< th=""><th></th><th>00ff4204 LDL</th><th>XSP,0x2FFF</th><th></th><th></th><th></th><th></th></td<>		00ff4204 LDL	XSP,0x2FFF				
Operfacts SRLL Berfacts SRLL		00ff420e LDL	XBC,0x2000				
Address(2): OrffftO0		00ff4215 SRLL	0x1,XBC				
 Defffige: Defffige: Deffige: Deff						•	
0x Frff 08:00 Fr41f6 0x L-1x1- 0x 00 Fr41f6 0x 00 Fr41f6 </th <th>Address(A): 0xffff00</th> <th></th> <th></th> <th></th> <th></th> <th>1 100 Bhosts</th> <th></th>	Address(A): 0xffff00					1 100 Bhosts	
Dxffffic.us/frame Duff affic.aa. Dxffffic.us/frame Duff affic.aa. Dxffffic.us/frame Duff affic.aa. Dxffffic.us/frame Duff affic.aa. Dxfffic.us/frame Duff affic.aa.	0xffff08:00ff41f6 00ff41f6	.AA	0x00fe8861: LDW	(0x12A8), HL	f2 a8 12 00 53	XWH 10X0000000C I-101-0D00:Anali XBC :0X0000210 I-101-1000:Downl	
0xffff20:00f41f0 00f41f0 00f41f0 00f41f0 0xf0f2080C: 117 00 C5 00 0 117 00 C5 00 117 00 C5 0 0 117 <td< th=""><th>0xffff18:00ff41f6 00ff41f6</th><th>.AA</th><th>0x00fe886a: jr</th><th>z, Øxfe88bØ</th><th></th><th>XHL :0x0000001 I 117 0100:0bjec</th><th></th></td<>	0xffff18:00ff41f6 00ff41f6	.AA	0x00fe886a: jr	z, Øxfe88bØ		XHL :0x0000001 I 117 0100:0bjec	
Dxffff38:00ff41f6 00ff41f6 AA Dxfff508:00ff41f6 00	0xffff28:00ff4062 00ff41f6	b@A	0x00fe8870: jr			XIY :0x0800010 I-117-0103:SIMME	
Bxffffds:08ff41f6 08ff41f6 0.46 1-117-0103:S1MH 1-117-0103:	0xffff38:00ff41f6 00ff41f6	.AA	0X00F28672: ???			XSP : 0x0000000 I-117-0103:SIMME INTNEST: 0x0000010 I-117-0103:SIMME	
Bxffff63:00fF41f6 0.40 Bxffff63:00fF41f6 00ff41f6 0.40 Bxffff63:00ff41f6 0.40 0xffff160:00ff41f6 0.40.	0xffff48:00ff41f6 00ff41f6	.AA				SR : 0xf80 I-117-0103:SIMME	
Image: Started	0xffff58:00ff41f6 00ff41f6	.AA				SYSM : 0x I-117-0103:SIMME	R
Bxffff8:00Ff41f6 SF ::::::::::::::::::::::::::::::::::::	0xffff68:00ff41f6 00ff41f6	.AA				MAX : 0x I-117-0103:SIMME DED : 0x E-105-6400:Cannc	· · ·
0x1fff88:00ff41f6 0x1ff188:00ff41f6 0x1f188:00ff41f6 0x1f188:00ff41f6 0x1ff188:00ff41f6 0x1ff188:00ff41f6 0x1ff188:00ff41f6 0x1f188:00ff41f6 0x1f1	0xffff78:00ff4124 00ff41f6	\$AA				SF : 0x E-105-6400:Canno 2E 0x E-105-6400:Canno	
Bxffffd8:00fF41f6 00fF41f6 0.4.0.0 Bxffffa8:00fF41f6 00fF41f6 0.4.0.0 Bxffffd8:00fF41f6 00fF41f6 .40.0 Stop Stop Stop	0xffff88:00ff41f6 00ff41f6	.AA				HF : 0x E-105-0500:Canno HF : 0x E-105-6400:Canno	
Bxffffa8:00ff41c3 00ff41c3 00ff41c3 00ff41c3 00ff41c3 00ff41c4	0xffff98:00ff41f6 00ff41f6	.AA				NF : 0x E-105-6400:Canno er 0x E-105-6400:Canno	
BxFfffcB:90Ff41f6 00Ff41f6 .AA BxFfffcB:90Ff41f6 00Ff41f6 .AA BxFfffcB:90Ff41f6 00Ff41f6 .AA BxFfffcB:90Ff41f6 00Ff41f6 .AA BxFfffdB:00Ff41f6 00Ff41f6 .AA BxFfffdB:00Ff41f6 00Ff41f6 .AA BxFfffdB:00Ff41f6 00Ff41f6 .AA BxFfffdB:00Ff41f6 00Ff41f6 .AA	0xffffa8:00ff41e3 00ff41d0	I.AA				E-105-6400:Cannc	
BxFfFfd8:99FF41F6 98FF41F6 .AA. BxFfFfd8:99FF41F6 98FF41F6 .AA. BxFfFfd8:99FF41F6 98FF41F6 .AA. BxFfFfd8:99FF41F6 98FF41F6 .AA. Back Hat USA - August 10, 2023. Coin O'Flynn.	0xffffb8:00ff41f6 00ff41f6	.AA					
Black Hat WSA - August 10, 2023. Com O'Flynn.	0xffffc8:00ff41f6 00ff41f6	.AA			BL 1.11		
	0xffffd8:00ff41f6_00ff41f6				Black Hat	USA - August 10, 2023. Offi	n O'Flynn.
		BA 🕑 Desktop	🚱 Control Panel	C:\WINDOWS\syste		🔍 🖇 📼 8:03 PM	

Windows XP?



Can you Read Back Bootloader?



Connected

Segger "ToshLoad" can readback bootloader (ROM) section!

Watch for how ROM remaps when in bootloader (single boot) mode.

(I made a Python version of this program so you *don't* need Windows XP) FUNCTION START: Receive & Verify Password 00fff2a2 CALR 0x0FFF5EF <-- RX . . . 00fff2ce JR NZ,0x0FFF2D5 00fff2d0 DJNZB C,0x0FFF2C9 $0 \times 0 FFF2D7$ 00fff2d3 JR 00fff2d5 LDB L,0x1 <-- L is flag, if set to 1 comparison failed 00fff2d7 LDW BC, $0 \times 0 C < -- 12$ bytes to compare 00fff2da LDL XIX, (0x0FFF00C) <-- Points to 0004FEF4 (PW) 00fff2df LDB RH1, 0x000fff2e2 LDB W, (XIX+) <--Load byte into W, inc XIX ptr (loop) 00fff2e5 CALR 0x0FFF635 <--- RX assumed 00fff2e8 CPB W,A <--Compare W & A 00fff2ea JR Z,0x0FFF2EE <-- Compare OK, skip fail set 00fff2ec LDB L,0x1 <--Set 'fail' flag 00fff2ee DJNZW BC,0x0FFF2E2 <--Jump to next byte (12 times) 00fff2f1 CALR 0x0FFF67B <-- checksum 00fff2f4 RET


FUNCTION START:	RAM WRITE FUNCTION
00fff2f5 CALR	0x0FFF75F < Load protection status
00fff2f8 CPB	A,0x0FF < Compare protection status
00fff2fb JR	NZ,0x0FFF290 < Send error if protection enabled
00fff2fd CALR	0x0FFF2A2 < PW Check
00fff300 CPB	RE1,0x0
00fff303 JR	NZ,0x0FFF28A
00fff305 CPB	RL1,0x0
00fff308 JR	NZ,0x0FFF29C < Error
00fff30a CPB	L,0x0
00fff30c JR	NZ,0x0FFF29C < Error
00fff30e CALR	0x0FFF5EF <- TX
00fff311 LDB	RH1,0x0
00fff314 CALR	0x0FFF635 <
00fff317 LDB	QIXH,A

Important Take-Aways (for next stage)


- 1. Password check has slight code-flow dependency.
- 2. Fuse byte check has obvious fault injection location.




ChipWhisperer-Husky Intro




Power Analysis?



Easy-Mode Level 1: Password Power Analysis







Difference Between Guessed Power Trace & Mean

Fault Injection?

FUNCTION START:	RAM WRITE FUNCTION
00fff2f5 CALR	0x0FFF75F < Load protection status
00fff2f8 CPB	A,0x0FF < Compare protection status
00fff2fb JR	NZ,0x0FFF290 < Send error if protection enabled
00fff2fd CALR	0x0FFF2A2 < PW Check



Fault Injection?



Clock Fault Injection



Easy-Mode Level 2: Fault Injection Tuning

Table 14-9 Transfer Format of Single Boot Program [Flash Memory SUM]

	Transfer Byte Number	Transfer Data from Controller to Device	Baud Rate	Transfer Data from Device to Controller
BOOT ROM	1st byte	Baud rate setting UART 86H	Desired baud rate ^{#1}	
	2nd byte	-		ACK response to baud rate setting Normal (baud rate OK) >UART 86H (If the desired baud rate cannot be set, operation is terminated.)
	3rd byte	Operation command data (20H)		· ·
	4th byte	-		ACK response to CHECKSUM value ^{#2} Normal 20H Error x1H Communications error x8H
-	5th byte	-	(7)	SUM (upper)
	6th byte	-		SUM (lower)
	7th byte	-	\frown	CHECKSUM value for 5th and 6th bytes
	8th byte	(Wait for the next operation command data)		$(\bigcirc$

Flash memory SUM = MANY opportunities to glitch result (entire SUM operation)

#1 For the desired baud rate setting, see Table 14-6.

#2 After sending an error response, the device waits for operation command data (3rd byte).

Fault Injection Setup / Demo

In [52]: ▶ reset target()

responsehex

Out[52]: [32, 250, 165, 97]

response, responsehex = tx rx(b"\x86", 1, 1)

response, responsehex = tx rx(b''\x20'', 4)

if responsehex[0] != 0x86:

raise IOError("Sync Error")

broken = False

for glitch_setting in gc.glitch_values():
 reset_target()
 scope.glitch.offset = glitch_setting[1]
 scope.glitch.width = glitch_setting[0]

reset_target()
target.ser.flush()
response, responsehex = tx_rx(b"\x86", 1, 1)
if responsehex[0] != 0x86:
 raise IOError("Sync Error")

scope.arm()

#Do glitch loop
target.ser.write(b"\x20")

ret = scope.capture()

loff = scope.glitch.offset
lwid = scope.glitch.width

if ret:

print('Timeout - no trigger')
gc.add("reset")


#Device is slow to boot?
reset_target()

else:

```
response = target.ser.read(4)
response = [ord(i) for i in response]
if len(response) == 0:
    gc.add("reset")
else:
    if response != [32, 250, 165, 97]:
        broken = True
        gc.add("success")
        print(response)
        print(loff)
        print(lwid)
        print("$", end="")
else:
        gc.add("normal")
```

print("Done glitching")

Fault Injection Results (SUM Corruption)



Easy-Mode Level 3: Fault Injection Attack


;litch_settings in gc.glitch_values(): cope.glitch.ext_offset = glitch_settings[0]	
<pre>i in range(sample_size): reset_target()</pre>	
target.ser.flush() response, responsehex = tx_rx(b"\x86", 1, 1)	
<pre>if responsehex[0] != 0x86: raise IOError("Sync Error")</pre>	
<pre>scope.arm()</pre>	In [59]: ▶ known_pw = [0xDE, 0xAD, 0xBE, 0xEF, 0xCA, 0xFE, 0xFA, 0xCE, 0x11, 0x22, 0x33, 0x44]
<pre>#Do glitch loop target.ser.write(b"\x10")</pre>	<pre>bl = tl.LowLevelBootloader(target.ser, reset_target, password=known_pw, reset_and_connect=False) bl.cmd_ram_transfer(rc.B_F16_RAM1000_ROM10000_TLCS900L1["data"], rc.B_F16_RAM1000_ROM10000_TLCS900L1["start_address"], skipc</pre>
<pre>ret = scope.capture()</pre>	<pre>rl = tl.RamCodeProtocol(target.ser)</pre>
if ret:	
print('Timeout - no trigger') gc.add("reset")	<pre>In [60]: ▶ #Print the password (should match the known one) time.sleep(0.1)</pre>
#Device is slow to boot? reset_target()	<pre>data = rl.cmd_read(0x02FEF4, 12) ':'.join(hex(ord(char)) for char in data)</pre>
else:	Out[60]: '0xde:0xad:0xbe:0xef:0xca:0xfe:0xfa:0xce:0x11:0x22:0x33:0x44'
response = target.ser.read(1) response = [ord(i) for i in response]	In [12]: ▶ #Read the full flash itself
<pre>if len(response) == 0:</pre>	#TMP91FW27UG in Single Boot Mode - flash is from 0x10000 to 0x30000 (starts @ 0x10000, length = 0x20000)
<pre>gc.add("reset") else:</pre>	<pre>flash = rl.cmd_read(0x10000, 0x20000)</pre>
<pre>if response[0] != 0x16:</pre>	In [13]: ▶ len(flash)
<pre>#broken = True gc.add("success") print(response)</pre>	Out[13]: 131072
<pre>print(hex(response[0])) print(scope.glitch.ext_offset) print("</pre>	In []: ▶ known_pw = [0xDE, 0xAD, 0xBE, 0xEF, 0xCA, 0xFE, 0xFA, 0xCE, 0x11, 0x22, 0x33, 0x44]
<pre>print("##", end="") if response[0] == 0x10:</pre>	<pre>bl = tl.LowLevelBootloader(target.ser, reset_target, password=known_pw, reset_and_connect=False) bl.cmd_ram_transfer(rc.B_F16_RAM1000_ROM10000_TLCS900L1["data"], rc.B_F16_RAM1000_ROM10000_TLCS900L1["start_address"], skip</pre>
broken=True break	rl = tl.RamCodeProtocol(target.ser)
#break	
else: gc.add("normal")	
f broken: break	

0x10 8015

Skills & Resources

- Python class for communicating & programming TMP91 (including 2nd stage bootloader communications).
- Timing on power analysis.
- Rough timing / details on fault injection.





Medium-Mode Level 1: Power Analysis

In [18]: ▶ %matplotlib notebook
import matplotlib.pylab as plt
import numpy as np
from tqdm.notebook import trange, tqdm

trace1 = None
go = True

i = 0x00

diffs = []

while go:

reset_target()
target.ser.flush()
response, responsehex = tx_rx(b"\x86", 1, 1)
if responsehex[0] != 0x86:
 raise IOError("Sync Error")

response, responsehex = tx_rx(b"\x60", 1, 1)

if responsehex[0] != 0x60: raise IOError("Unexpected ACK = 0x%x"%responsehex[0])

write_pw("sam")

scope.arm()
target.ser.write(str(chr(i)))
scope.capture()
trace = scope.get_last_trace()

if trace1 is None:

trace1 = trace[:]
start = np.where(trace1 < -0.3)[0][0] - 200
end = start+400
print("Using template at %d-%d"%(start,end))</pre>

try:
 trace = resync_sad(trace, trace1, (start,end))[start-400:end-400]
except ValueError:
 continue


diff = np.sum(abs(trace - trace1[start:end]))
diffs.append(diff)
print("%x %f"%(i, diff))

i += 1 if i > 0x02:

break

Sending known part of password, then do the attack on next unknown byte

s..a..m..s..u..n..g..o..v..e..n..0




Medium-Mode Level 2: Fault Injection

0x87 11710 🜲 [133] 0x85 11715 🜲 [17] 0x11 11750 \$ [16] 0x10 11755 • \parallel #known pw = [0xDE, 0xAD, 0xBE, 0xEF, 0xCA, 0xFE, 0xFA, 0xCE, 0x11, 0x22, 0x33, 0x44] In [59]: known pw = [ord(c) for c in "samsungoven0"] bl = tl.LowLevelBootloader(target.ser, reset target, password=known pw, reset and connect=False) bl.cmd ram transfer(rc.B F16 RAM1000 ROM10000 TLCS900L1["data"], rc.B F16 RAM1000 ROM10000 TLCS900L1["start address"], skipcm rl = tl.RamCodeProtocol(target.ser)


In [11]: ▶ resp = rcp.cmd_read(0x10000, 0x100)




\$\$ → Samsung Parts Department



Did they have problems with returns?




0000h:	C2	DA	13	00	3F	01	B0	F6	C2	F8	13	00	3F	00	B0	FE	ÂÚ?.°öÂø?.°b
0010h:																	ÂÆ?.n.Âd?.°b
0020h:																	ÂN?.°þÂ?.°þ
0030h:																	Âh?.°þÂq?.°þ
0040h:	C2	7A	11	00	3F	00	B0	FE	D2	BC	12	00	3F	90	01	6B	Âz?.°þÒ¼?k
0050h:	09	D2	BE	12	00	3F	90	01	63	13	F2	A2	12	00	00	03	.Ò¾?c.ò¢
0060h:	F2	20	13	00	00	01	F2	F0	10	00	00	08	0E	C2	5A	12	òòðÂZ.
0070h:	00	3F	01	6E	13	F2	A2	12	00	00	03	F2	20	13	00	00	.?.n.ò¢ò
0080h:	02	F2	F0	10	00	00	08	0E	C2	ЗA	14	00	3F	01	6E	0E	.òðÂ:?.n.
0090h:																	ò:ò\h&ò:
00A0h:	14	00	00	01	F2	5C	12	00	00	01	C2	58	12	00	3F	00	ò\ÂX?.
00B0h:	6E	06	F2	58	12	00	00	03	F2	6C	12	00	00	00	F2	6E	n.òXòlòn
00C0h:													14			00	òðòX
00D0h:																00	#Âj?.f.Âj
00E0h:														5C	12	00	?.n.Âk?.n.Â∖
00F0h:														12		09	?.f.ò\ˉØ.Ø.
0100h:																D8	òj2ó.èàˉØ
0110h:																00	.Øòk2ó.èà
0120h:													32				ˉØ.Øòh2ó.è
0130h:																	àˉØ.Øòi2
0140h:													09				ó.èàˉØ.Øòl
0150h:																09	2ó.èàˉØ.Ø
0160h:																12	.òm2ó.èàˉØ.
0170h:																CB	Øòn2ó.èàË
0180h:											00				E8		‰Ø.Øòo2ó.èà
0190h:															E8		ˉØ.ò~2ó.èà
01A0h:																00	ˉØ.ò42ó.èà.
01B0h:																	.ˉØ.Ø€òþ2ó.èà
01C0h:																	Âd?.n.ò¦
01D0h:																	.ò§ò¨ËØf
01E0h:																00	.ËÙn.òÖòÚ
01F0h:																	.òhh.òØò
0200h:															11	00	Üòèòf
0210h:																96	òdòò-
0220h:																00	òœò^
0230h:														12		8C 00	òfòdòŒ òòÀ
0240h: 0250h:																00 F2	òò8ò
0250h:													02			F2 9E	.01080 <i£bïbòž< td=""></i£bïbòž<>
0280h:																9E 00	<òò¢
0270h:																	òÂø?.f.òú
02001.																	0A0?.1.00




EMFI POC

- R-Pi Pico implements serial protocol.
- PicoEMP triggers an electromagnetic fault injection (EMFI).
- Tested on checksum request from bootloader → successfully corrupted checksums.
- Code available in repo (linked later).

Sidenote: PicoEMP is Open Source!



Reverse Engineering Tools



GHIDRA

hex-rays							
		Products >	Solutions	Partners	Shop	Support >	Company >
	IDA Pro	Philosophy	Disassembler	Debugger	Learn & Su	upport	Buy a license
				IDA	Pro		
						ode analysis too security profess	ol, an indispensable item in th iionals.

A powerful disassembler and a versatile debugger

IDA For as a disassembler is capable of creating maps of their execution to show the binary instructions that are actually executed by the processor in a symbolic representation (assembly language). Advanced techniques have been implemented into IDA Pro so that it can generate assembly language source code from machine-executable code and make this complex code more human-readule.

BISM()												
0011000	1 244 3200	00110000	-	0011000		00110000	00110001	-	00110000	00110000	A111800	
0011000		00110080	00118001	0011000	00110000	00110000	00110000	00110000	00110000	00110001	8011880	
0011000		02110021		0011000	-	02110000	-	201122001	00110001	02110000	8011800r	
0011000	0.00030000	00110001	08118000	0011000	00120800	00110000	0010003	00120005	0110001	00110001	8001880	
0011000	0.00130000	02110000	00118001	P011200	-	02110000	0012000	*******	00110001	02110000	8013890	
0011000	0 00130005	00110001	00118001	00218008	00120000	02110002	08110000	00530000	01110000	00110000	001000	
0011000	-	00110001	00118001	P033200	-	02110021	0012000	-	00110000	00110001	80518NC	
0011800	n also shake	00110000	00110001	pict pair	add schedule	021100021	04110000	all'sales	00110000	00110000	airtanir	
0011000	001120000	00110001	00118001	0011000	00110000	00110001	00110000	00530005	00110000	00110001	8051880	
0011000		00110001	02112000	0011800	and shake	02110021	04110001	84118888	04110081	02110021	8011880	
00005.00	200110001	00110001 0	0520800	10110000	00110080	00118000	00110000	00110001	00110001	00533000	0#110000	081
00000.01		00110001	00112000	8001880	-	00110000	02112000	80118880	04110000	02110021	8011880	
00000.00	# 00110000	00110001	00118001	0011000	00120800	00110000	00110000	00110000	00110000	00110001	8011000	
000								12884	DEDOM			
	-							12000				
000								1100				
000	10,000					e wer:		12000	duers	1047100		i (-
000	14,000	DB-ARD)						12884	44	(strate)	Auril, Ma	
000			(e)	pi29bics	247. 011	set alles	10.1	1200	200			
000	"uncip"							12000		land, 1947	846 + 21	
000		8.94							11	(10/10/1	6411.00	erro.
		500	n esi	, est						strate	And Add	
		-	44 44							strater	6411.58	100
				1.1						i strater		



AutoSave	0 off) 🖥 🤊	\sim \bigcirc \sim \Rightarrow RE Oven.xlsx \sim	,	₽ Searc	1					Coli	in O'Flynn	•	ß	- 0	×
File Home	Insert Draw	Page Layout Formulas	Data Review V	iew Help Ad	robat Tabl	e Design Que	ry					(₽ Comm	nents 🖻	Share 🕚
r X	Calibri	→[11 →] A^ A =	≡ <u>=</u> ≫ ab	Wrap Text	General	~					Σ	Ž Sort &	Q		
Paste		⊞ • <u> </u>				0/ ● ←0 .00		nal Format as		nsert Delete Fo	ormat	Sort &	Find &	Analyze	
× 🗳	Б <u>Г</u> <u>0</u> ~	□	= = = = =	Merge & Center	~ } ~ .		Formatting	g v Table v S	Styles ~	× ×	· 💊 .	- Filter -	Select 🛩	Data	
Clipboard 🛙		Font 😼	Alignment		<u>م</u>	Jumber F		Styles		Cells		Editing		Analysis	`
F9931 ~	$: \times \checkmark f_x $														
Column2 -	Column3 d8 12	Column4	✓ Column5	- Columi - Co	lumi - C	6 Н	1	J	К	L M	N	0	Р	Q	R
927 0xfe9683	f2 02 11 00 31	LDAL XBC,0x1102													
928 0xfe9688	c3 07 e4 e0 21	LDB A,(XBC+WA)													
929 0xfe968d	f1 08 02 41	LDB (0x208),A	Kick off TX routin	e?											
930 0xfe9691	c2 1e 11 00 61	INCB 0x1,(0x111E)													
931 0xfe9696	0e	RET													
932 Oxfe9697	f1 09 02 cb	BITB 0x3,(0x209)	Serial RX Start		t					CBITB 0	x3,(0x209)				
933 Oxfe969b	66 Ob	JR Z,0x0FE96A8								JR Z,H					
934 Oxfe969d	00	NOP								NOP					
935 0xfe969e	c1 08 02 21	LDB A,(0x208)								LDB A,	(0x208)				
936 Oxfe96a2	f2 00 11 00 41	LDB (0x1100),A								LDB (0	x1120),0x0				
937 Oxfe96a7	0e	RET							HERI	BITB 0	x2,(0x209)				
938 Oxfe96a8	f1 09 02 ca	BITB 0x2,(0x209)								JR Z,H	ERE2				
939 Oxfe96ac	66 Ob	JR Z,0x0FE96B9								NOP					
940 Oxfe96ae	00	NOP								LDB A,	(0x208)				
941 Oxfe96af	c1 08 02 21	LDB A,(0x208)								LDB (0	x1120),0x0				
942 0xfe96b3	f2 00 11 00 41	LDB (0x1100),A							HER	E2 BITB 0	x4,(0x209)				
943 0xfe96b8	0e	RET								JR Z,H	ERE3				
944 Oxfe96b9	f1 09 02 cc	BITB 0x4,(0x209)								NOP					
945 Oxfe96bd	66 Ob	JR Z,0x0FE96CA								LDB A,	(0x208)				
946 Oxfe96bf	00	NOP									x1120),0x0				
947 0xfe96c0	c1 08 02 21	LDB A,(0x208)							HER	IDB A,	(0x1120)				
948 0xfe96c4	f2 00 11 00 41	LDB (0x1100),A								LDB C,	A				
949 0xfe96c9	0e	RET								EXTZW					
950 Oxfe96ca	c2 20 11 00 21	LDB A,(0x1120)	What is 1120??							LDAL X	DE,0x1110				
951 Oxfe96cf	c9 8b	LDB C,A								LDB A,	(0x208)				
952 0xfe96d1	d9 12	EXTZW BC	BC has (0x1120)	data						LDB (X	DE+BC),A				
953 Oxfe96d3	f2 10 11 00 32	LDAL XDE,0x1110									x1120),0x0C				
954 Oxfe96d8	c1 08 02 21	LDB A,(0x208)	RX Byte							RET U					
955 Oxfe96dc	f3 07 e8 e4 41	LDB (XDE+BC),A	Load byte here?								x1120),0x0				
956 0xfe96e1	c2 20 11 00 3f 00										x0FE956F				
957 Oxfe96e7	6e 10	JR NZ,0x0FE96F9	Fail I guess?				0x1110			RET					
< > Ready 🛠 Accessi	1.5	FW Disassembly Sheet1	+ Bla	ck Hat USA	- August	10, 2023. (olin O'FÍ	ynn.		- B Display Setting			-		44

🕁 Display Settings 🔠 🗉 🖳 – — 🛶 + 100%

Serial Monitor Built-In!?


- Not documented anywhere I could find (service docs).
- Could be useful for repair technicians!
 - Seems to only show status of various flags however, doesn't seem to take any input.
- We could patch it to make a simple memory-dump monitor.



OK, Just F


▶ bl = t] #bl.cmd #bl.cmc bl.cmd Read: Write:

\$\$\$ → Samsung Parts Department



Sidenote on Glitch Reliability

- Hitting too *early* seems more likely to trigger erase.
- my code tends to sweep early->late.
- Can increase reliability on specific targets (oven control board), I didn't do that as thought it was just bad luck the 1st time...



Black Hat USA - August 10, 2023. Colin O'Flynn.

Have there been Firmware Fixes?

MY OVEN (REVISION D FIRMWARE)

\$ python print status.py b'TMP91FW60 PW Comparison Address: 0x2fef4 RAM Start Address: 0x1000 RAM End Address: 0x2dff Read: protected Write: protected

29171

Checksums Differ!

NEW BOARD (REVISION D)

\$ python print status.py b'TMP91FW60 PW Comparison Address: 0x2fef4 RAM Start Address: 0x1000 RAM End Address: 0x2dff Read: not protected Write: not protected 29238




...Add the Serial Monitor

-													Ø	.)		
File Home	Insert Draw	Page Layout F	ormulas Dat	a Review View	Help Acro	obat Table I	Design Query	/					Com	iments	d Shar	e v
Paste	Calibri B I U ~	~ <u>11</u> ~ A^ A		= ≫ ~ 80 Wr = ± ± ∞ Me		General \$ ~ %	(~ 00. 00. 00. 00. 00. 00. 00. 00. 00. 00.	Conditional Forma Formatting ~ Table	at as Cell	Insert Delete	Format	× Z Sort & Filter ×	Find &	Analyze Data		
Clipboard I		Font	L.	Alignment	r	Nur	nber 🛛			Cells		Editing		Analysis		~
		I Data Connections have	e been disabled													×
	$: \times \checkmark f_x $,
	Column3	Colu	mn4		Column5		Column6	Column7		Column	Column	Г. Г.		1	К	
24376 f4	ff		0x7		columns		columno	Column		Column	Column				K	_
24377 f5	ff	with the second s	0x7													
24378 f6	ff		0x7													
24379 F7	ff		0x7													
24380 f8	ff		0x7													
24381 f9	ff	SWI	0x7													
24382 fa	ff	SWI	0x7													
24383 fb	ff	SWI	0x7													
24384 fc	ff	SWI	0x7													
24385 fd	ff	SWI	0x7													
24386 fe	ff	SWI	0x7													
24387 ff	ff	SWI	0x7										¢			
24388 00	ff	SWI	0x7				3e	PUSHL XIZ			RX Interru	ipt				
24389 01	ff	SWI	0x7				3d	PUSHL XIY								
24390 02	ff	SWI	0x7				3с	PUSHL XIX								
24391 03	ff	SWI	0x7				3b	PUSHL XHI	L.							
24392 04	ff	SWI	0x7				3a	PUSHL XD	E							
24393 05	ff	SWI	0x7				39	PUSHL XB	С							
24394 06	ff	SWI	0x7				38	PUSHL XW	Ά							
24395 07	ff	SWI	0x7				1D 50 E0 FF	CALL 0x0FF	E050							
24396 08	ff	SWI	0x7				58	POPL XWA	4							
24397 09	ff	SWI	0x7				59	POPL XBC								
24398 Oa	ff	SWI	0x7				5a	POPL XDE								
24399 Ob	ff	SWI	0x7				5b	POPL XHL								
< >	DE92-02439D	FW Disassembly	Sheet1	+					_	_	_	_	_			•

Slight risk of overwriting something else important....

Black Hat USA - August 10, 2023. Colin O'Flynn.

"Production" Serial Interface




R.E. Data Storage Locations

Can find data blocks from R.E. work. Then find changing data as you do different things (start/stop oven, change temp, etc).


00]: ▶ #addrs = [0x1200, 0x1342, 0x110E, 0x11F6, 0x11F8, 0x11E4, 0x11FA, 0x110A]	Column3 Column4 Column5 Column7 Column7 I J	К
#addrs = [0x1113, 0x110a, 0x1213, 0x1117, 0x10c0, 0x11ec, 0x1216, 0x11ea, 0x11ee, 0x11f0, 0x1120, 0x1248]	: d2 4a 12 00 3f 90 01 CPW (0x124A),0x190	
addrs = [0x12A8, 0x1248, 0x122A, 0x1232]	3 63 13 JR ULE,0x0FE1948	
auurs – [UNIZAO, UNIZAO, UNIZAO, UNIZAZ]	5 f2 2e 12 00 00 03 LDB (0x122E),0x3	
addr_data_list = [[] for _ in addrs]	> f2 a6 12 00 00 01 LDB (0x12A6),0x1 > c f2 a6 12 00 00 01 LDB (0x12A6),0x1	
	L f2 c0 10 00 00 8 LDB (0x10C0),0x8	
<pre>def get_data(addr):</pre>	7 De RET	
return get_2shorts(addr)[0]	3 c2 e4 11 00 3f 01 CPB (0x11E4),0x1	
while True:	• 6e 13 JR NZ,0x0FE1963	
time.sleep(1)) f2 2e 12 00 00 03 LDB (0x122E)/0x3	
cime.sieep(i)	5 T2 a6 12 00 00 02 LDB (0x12A6),0x2	
for i,addr in enumerate(addrs):	: f2 c0 10 00 00 08 LDB (0x10C0),0x8 Find Replace	
data = get data(addr)	2 Oe RET	_
addr_data_list[i].append(data)	3 c2 98 13 00 3f 01 CPB (0x1398),0x1 Find what: (0x124A) V No Format Se	et
	3 6e 0e JR NZ,0x0FE1979	
<pre>new = addr_data_list[i][-1]</pre>	5 f2 98 13 00 00 LDB (0x1398),0x0	
<pre>if len(addr_data_list[i]) > 1:</pre>	L f2 e6 11 00 00 03 LDB (0x11E6),0x3 Within: Sheet V Match gase	
<pre>old = addr_data_list[i][-2] if new != old:</pre>	7 68 26 JR 0x0FE199F Search: By Rows V Match entire cell contents	
<pre>iT new != old: print("%04x: change %2x -> %2x (%d)"%(addrs[i], old, new, new))</pre>	f2 98 13 00 00 01 LDB (0x1398) 0x1	-
else:	f2 e6 11 00 00 01 LDB (0x11E6),0x1 Look in: Formulas V	
<pre>print("%04x: %2x (%d)"%(addrs[i], new, new))</pre>	5 c2 e2 11 00 3f 00 CPB (0x11E2),0x0	
	5 66 06 JR NZ.0x0FE1993 Find All Eind Next	1
	1 f2 e2 11 00 00 03 LDB (0x11E2),0x3 Book Sheet Name Cell Value Formula	_
12a8: 0 (0) 1248: 4e (78)	f2 f6 11 00 00 00 LDB (0x11F6),0x0 RC over REVD visv, DE2-02439D EV Disassembly SC1844 CEV (0x1244) 0x190	-
1223: 0 (0)	f 2 f 8 11 00 00 00 LDB (0x11F8),0x0 RE OVER REVOLUS XX DE22-02439D FW Disassembly SC8559 - PW WA (0x124A) F 2 F 2 F 2 F 2 F 2 F 2 F 2 F 2 F 2	
1232: 0 (0)	f2 c0 10 00 00 01 LDB (0x10C0).0x1 RE Oven REVD.xisx DE92-02439D FW Disassembly \$C\$8554 SUBW WA.(0x124A)	
1248: change 4e -> 52 (82)	5 f 2 b6 13 00 00 00 LDB (0x1386),0x0 RE Oven REVD.dsx DE92-02439D FW Disassembly \$C\$8570 SUBW WA(0x124A)	
1232: change 0 -> 503 (1283)	Dee RET RE Oven REVD.xlsx DE92-02439D FW Disassembly \$C\$8576 SUBW WA(tox124A)	
1248: change 52 -> 51 (81)	B GC ICL E Oven REVD.xlsx DE82-02438D PW Disassembly \$\$C\$1037 LDW WA(0x124A)	
1232: change 503 -> 0 (0)	RE Oven REVD.xisx DE92-02439D FW Disassembly \$C\$10560 CPW (0x124A),0x20	
1232: change $0 \rightarrow 100$ (256)	RE OVERI REVD.xisx DE92-02459D FW Disassembly 3C310504 LDW IA(0X124A)	
1232: change 100 -> 701 (1793) 12a8: change 0 -> 52 (82)	5 66 08 J.R Z,0x0FE19BF RE Oven REVDxlsx DE92-02439D FW Disassembly \$C\$15181 LDW DE.(0x124A)	
1248: change 51 -> 52 (82)	7 c2 0e 11 00 3f 0b CPB (0x110E),0x0B REOven REVD.xixx DE82-02439D FW Disassembly \$c517614 CPW (0x1244),0x7D	
1240: change 0 -> 3 (3)	d 6e 16 JR NZ,0x0FE19D5 RE Oven REVD.xisx DE92-02439D FW Disassembly \$C\$17639 CPW (0x124A),0x28A : c2 of 11 00 26 0F CPB (0x1104) 0x0E RE Oven REVD.xisx DE92-02439D FW Disassembly \$C\$17639 CPW (0x124A),0x28A	
1232: change 701 -> 501 (1281)	C2 OF 11 OO 31 OF CPB (UX110F), UX0F	
12a8: change 52 -> 34 (52)	6 0e JR NZ,0X0FE19D5 BE Oven BEVD visx DE92-02439D EW Disassembly \$C\$19426 ADDW (0x1244) 0x19	
1248: change 52 -> 34 (52)	c2 e6 11 00 3f 05 CPB (0x11E6),0x5 RE Oven REVD.vlsx DE92-02439D FW Disassembly \$C\$19430 ADDW (0x1244),0x32	
122a: change 3 -> 2 (2)		

Examples of Global Variables


0x1248 = Top Temp in F 0x120a = Heater "ON" Flag



Set 375F, Cold Start, No Load



Set 375F, Cold Start, Load (Shepherds Pie)





Observed Display Logic During Pre-Heat if temp < 150F:

display(150F)

	9214	0x169929	68 05	JK UXUFE885D			
	9215	0xfe885a	33 96 00	LDW HL,0x96	0x96 = 150F		
	9216	0xfe885d	db f4	CPW IX,HL			
elif	9217	0xfe885f	67 4a	JR C,0x0FE88AB	Tested	#patch(0xfe885	f, "68") #< Displays 150F on
• · · ·	9218	0xfe8861	d2 a8 12 00 fb	CPW (0x12A8),HL			
	9219	0xfe8866	67 3c	JR C,0x0FE88A4	Tested	#patch(0xfe886	6, "68") #< Displays 150F on
	9220	0xfe8868	d2 a8 12 00 fc	CPW (0x12A8),IX			
	9221	0xfe886d	6f 2e	JR NC,0x0FE889D	Tested		
	9222	0xfe886f	dc 88	LDW WA,IX			
	9223	0xfe8871	d2 a8 12 00 a0	SUBW WA,(0x12A8)			0× 0 0× 0
else	9224	0xfe8876	d8 da	CPW WA,0x2		From fe885f, in	

display(temp) old_temp = temp

Observed Display Logic During Cooking

display(set_temp)

Patched Display Logic



Black Hat USA - August 10, 2023. Colin O'Flynn.

Best Guess for Display Logic Design?

- Confusing for customers if temperature drops suddenly when heater is on.
 - Easier to lie to customers & show the max temp.
- Don't want customers to worry about "peaking"
 - Switch to "maintain" mode once temp > set_temp, after that only show set_temp. Customer feels like they see preheat working, now they "see" oven working. Happy Customer!

Burning Cookies

Known work-around for these ovens is to stop & restart them.

- This shows you the "true" temperature again.
- This puts them back into "pre-heat" mode where they have enough power.
- If you are lucky it now can stabilize around the right temperature.

PROBLEM: The "peak" tends to still happen -> can burn items in the oven! This was also observed in practice...

New Cooking/Display Logic (old-school thermostat)

if temp < setpoint:

heater(on) display(temp+11)


else:

heater(off) display(temp)

JR NC,0x0FE889D	Tested			
LDW WA,IX			P 🕸 🖉 肆 🖉 🗙	
SUBW WA,(0x12A8)			0x00fe885f: LDW HL,IX 0x00fe8861: LDW (0x12A8), HL	dc 8b f2 a8 12 00 53
CPW WA,0x2		From fe885f, insert:	0x00fe8866: bit 0, (0x120A)	f1 0a 12 c8
JR ULE,0x0FE8894	Tested	LDW HL, IX	0x00fe886a: jr z,0xfe88b0 0x00fe886c: addw hl,11	66 44 db c8 0b 00
CPW IX,(0x12A8)		LDW (0x12A8),HL	0x00fe8870: jr 0xfe88b0 0x00fe8872: ???	68 3e
JR ULE,0x0FE888D	Tested	BIT 1, (0x120A)		
BITB 0x6,(0x11CC)		JR NZ, 0x0FE88B0		
JR Z,0x0FE888D	Tested	ADDW HL, 11	dc 8b	
INCW 0x2,(0x12A8)		JR 0x0FE88B0	f2 a8 12 00 53	
LDW HL,(0x12A8)			f1 0a 12 c8	
JR 0x0FE88B0			66 44	
LDW HL,IX	<patch jum<="" td="" to=""><td>p here from fe885f</td><td>db c8 0b 00</td><td></td></patch>	p here from fe885f	db c8 0b 00	
LDW (0x12A8),HL			68 3e	
JR 0x0FE88B0				

Code also stops it from going into the "maintain" temperature mode, leaves it in "preheat" mode.


Set 375F, Cold Start, Load (Shepherds Pie)



Soufflé Test








https://www.myrecipes.com/recipe/individual-chocolate-souffl-cakes


Known Bugs



With my patches: after the oven is plugged in for some length of time, seems it stops heating correctly. Need to power cycle at circuit breakers and will work again for a while.

Future Work

DE92-03960J Controller Board:




- "Newer" ovens based on R5F100LEAFB#V0 (RL78/G13)
- No protection (can read-out with debugger)
- Supported Ghidra plugin!

Playing with Your Own Oven

- Confirm it's correct version using TMP91 (not newer board)
- Need serial interface cable, if running in-place need 5V compatible + isolated due to mains input (suggest µArt, <u>https://uart-</u> adapter.com/)
- Script in repo can check status of oven (if write protection enabled).
 - If no write protection, need only known password.
 - If write protection enabled, need firmware image first OR glitch.
- Feel free to try some fixes (at your own risk)

Playing with Your Own Oven



Least Dangerous

Most Dangerous

Important Design Reminder

The range elements are knob controlled (mechanical action needed).

The heating elements IN the oven are **100% firmware controlled**.

What I learned?

- Might not be your fault having trouble with receipies & cooking time.
- Many ovens actively lie to you to hide their issues.
- <u>Lots</u> of wasted electronic waste generated from this problem (at minimum parts, at worst full ovens).
- Just reflashing boards should be a repair item (but isn't).

Questions? Details?

https://github.com/colinoflynn/samsung-ovens-deconstructed https://github.com/colinoflynn/Toshiba-TLCS-900-L-Resources

General overview at blog post on: https://www.oflynn.com

@colinoflynn.bsky.social
colinoflynn@bluenoser.me

